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PREFACE
The Space Electronics Division, under the auspices of NASA's Office of Space
Science and Applications and the Lewis Research Center, was pleased to sponsor this
conference on Advanced Modulation and Coding Technology. Participants from gov-
ernment agencies, industry, and academia exchanged information on a variety of
modulation and coding technology development programs, characterized civil applica-
tions, and defined future mission needs for these technologies.
The conference included 23 papers in five sessions, a poster session, and a panel
discussion. The conference was organized as follows:
I.
II.
m.
IV.
V.
VI.
VII.
NASA/Lewis Program Review
Lewis Bandwidth Efficient Modulation - Advanced Modulation
Technology Development (AMTD)
Other Lewis Modulation and Coding Work
Poster Displays and Technology Reviews
Other Advanced Modulation and Coding Problems
Technology Needs/Opportunities for Future Missions
Panel Response and Discussion
The first four sessions addressed Lewis-sponsored development programs and
consisted of presentations, hardware demonstrations, and poster displays. Sessions V
and VII dealt with other applications. Although 23 papers were presented, only 22
were available at the time of this publication. Papers and authors are grouped by ses-
sion in the Table of Contents. The transcript of Session VII, the panel response and
discussion, which focussed on the issues and challenges of future technology develop-
ment, was too lengthy to be included in this publication.
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LEWIS COMMUNICATIONS PROGRAM OVERVIEW
James R. Ramler
National Aeronautics and Space Administration
Lewis Research Cen_r
Cleveland, Ohio 44135
The Space Electronics Division conducts a program of research and
technology development related to space communications, power and
propulsion to meet the needs of NASA, other government agencies
and U.S. industry. Division activities include the development
of electron beam and solid state technologies, antennas, radio
frequency (RF) systems ranging from microwave to submillimeter
wavelengths, digital systems, and the development and application
of intelligent systems, and applications of high temperature
superconductivity. The level of technology development ranges
from applied research through space flight experimentation.
Division activities also include the conduct of systems studies
to help define and guide the technology programs. The Division
also participates in, and provides technical consultation to
international meetings and conferences on the use of frequency
spectrum and geostationary orbital arc. The Division's programs
are carried out through a combination of in-house, contract and
grant activities.
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The majority of research and technology development conducted by
the Space Electronics Division is aimed at space communications
applications. In fiscal year 1989, the Lewis Research Center
will devote approximately 120 workyears to this area. This
includes about i00 civil Servants (CS) and about 20 on-site
Support Service Contractors (SSC) and University Grantees.
Funding is provided principally by NASA's office of Aeronautics
and Space Technology (OAST) and Office of Space Science and
Applications (OSSA). About 50% of the Division's funding is
directed to contracts with U.S. Industry, 10% to Grants with
universities and 40% to the Division's in-house research and
technology development.
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The Division's program is primarily need driven but opportunities
afforded by the advancement of technology also help to determine
program direction. System studies of advanced space com-
munications concepts, architectures and spacecraft configurations
are conducted to determine technical and economic requirements
and to identify technology needs. Applied research is conducted
to demonstrate technical feasibility usually at the device or
component level. Systems technology development is undertaken to
carry promising technologies to at least a proof-of-concept level
of maturity, typically at the subsystem or system level. Flight
experiments are conducted to test and demonstrate technologies in
an operational space environment. The Advanced Communications
Technology Satellite (ACTS) being developed by OSSA and LeRC for
launch in 1992 will demonstrate multi-beam communications at Ka-
band with on-board processing and switching - technologies
pioneered by LeRC.
PW_M A_TNODOZ_Y
ii ,
000 & OTHERS
TO
tieRS
5
The Space Electronics Division conducts a program of research and
technology development related to space communications, power and
propulsion to meet the needs of NASA, other government agencies
and U.S. industry. Division activities include the development
of electron beam and solid state technologies, antennas, radio
frequency (RF) systems ranging from microwave to submillimeter
wavelengths, digital systems, and the development and application
of intelligent systems, and applications of high temperature
superconductivity. The level of technology development ranges
from applied research through space flight experimentation.
Division activities also include the conduct of systems studies
to help define and guide the technology programs. The Division
also participates in, and provides technical consultation to
international meetings and conferences on the use of frequency
spectrum and geostationary orbital arc. The Division's programs
are carried out through a combination of in-house, contract and
grant activities.
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LEWIS ADVANCED MODULATION AND CODING PROJECT:
I NTRODUCT I ON AND OVERV I EW
James M. Budinger
National Aeronautics and Space Administration
Lewis Research Center
Cleveland, Ohio 4,1135
ABSTRACT
The Advanced Modulation and Coding Project at NASA Lewis Research Center is
sponsored by the Office of Space Science and Applications, Communications
Division, Code EC, at NASA Headquarters and conducted by the Digital Systems
Technology Branch of the Space Electronics Division. Advanced Modulation and
Coding is one of three focused technology development projects within the
branch's overall Processing and Switching Program. The program consists of
industry contracts for developing proof-of-concept (POC) and demonstration
model hardware, university grants for analyzing advanced techniques, and
in-house integration and testing for performance verification and systems
evaluation. The Advanced Modulation and Coding Project is broken into five
elements: (I) bandwidth- and power-efficient modems; (2) high-speed codecs;
(3) digital modems; (4) mtJltichannel demodulators; and (5) very high-data-rate
modems. At least one contract and one grant have been awarded for each
element.
7
DIGITAL SYSTEMS TECHNOLOGY MISSIONS
The Space Electronics Division has maintained prime responsibility for space
communications research and technology development at Lewis and has recently
expanded its charter to provide electronics technology support to space power
and propulsion missions. The Digital Systems Technology Branch provides
expertise in advanced digital systems development disciplines including design
of custom, computer-based, digital equipment, mini- and microcomputer software
and control, application-specific integrated circuits (ASIC), and most
recently, expert systems. To date, the branch's activities have been
predominantly directed toward space communications.
In-house facilities and hardware and software expertise have been applied to
the development of ground terminal digital subsystems, link effects
simulation, and experiment control for evaluating microwave components and
time-division- multiple-access (TDMA) networks. The branch also provides
custom hardware and computer support to division research facilities for
traveling wave tube amplifiers, near-field antenna pattern measurements, and
digital video signal compression.
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PROGRAM GOALS AND FOCUS
The main goals of the Processing and Switching Program are shown below. The
intention of the program is to identify and develop critical digital
components and technologies that either enable new commercial and civil
missions or significantly enhance the performance, cost efficiency, or
reliability of existing and planned space communications systems. The sketch
is intended to indicate that both frequency- and time-division multiple access
(FDMA and TDMA), with onboard information processing and switching, and
multiple-beam, time-division-multiplexed (TDM) downlink systems are
investigated. Space and ground segment component designs are addressed
concurrently to ensure cost efficiency and realistic operationa] constraints.
Advanced theoretical concepts are implemented in hardware suitable for
demonstrating risk reduction and commercial potential. Eventually the
application of fault-tolerant design techniques and real-time expert system
controls will address fully autonomous operation of onboar-d systems.
To date, the program has been focused on developing of advanced modulation and
coding technologies through contracts and grants and on ground-based
processing and control through in-house design, fabrication, and evaluation.
The Digital Systems Technology Branch plans to significantly increase the
attention paid to space-based processing and control through design and
development of fault-tolerant, autonomous, onboaFd processors for information
processing and switching.
DIGITAL SYSTEMS TECHNOLOGY
PROCESSING AND SWITCHING PROGRAM ,,._, Rell,earchCente,
I I I II
__ PROGRAM GOALS:
___ • MISSION-ENABLING TECHNOLOGIES
_ _• CONCURRENT SPACE AND GROUND SEGMENTS
_,"_--.,..7_ • ONBOARD FAULT TOLERANCE AND AUTONOMY
,_L _;,_ I • RISK REDUCTION AND TECHNOLOGY TRANSFER
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PROGRAM FOCUS:
• ADVANCED MODULATION AND CODING
• SPACE-BASED PROCESSING AND CONTROL
• GROUND-BASED PROCESSING AND CONTROL
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DEVELOPMENT PLAN
The Digital Systems Technology Branch has successfully implemented the
technology development plan shown below. Depending on program priorities,
multiple contract awards and multiple phased developments can be accommodated
to increase the probability of achieving viable solutions. Fully digital
solutions are sought to exploit inherent advantages of reduced size, power
consumption, and production cost; increased reliability; and avoidance of
alignment, drift, and aging problems associated with analog techniques. Most
contract developments address flexible, programmable, or extendable designs to
reduce nonrecurring engineering costs and to ease the development of mission-
focused hardware. Proposers are encouraged to identify preliminary designs,
plans for transferring technology development into commercial products, and
cost-sharing approaches in their proposals.
DIGITAL SYSTEMS TECHNOLOGY
TECHNOLOGY DEVELOPMENT PLAN
I I II II I
Lewis Research Center
• CONTRACTS FOR ADVANCED IMPLEMENTATIONS OF THEORETICAL CONCEPTS
• MULTIPLE CONTRACTS; MULTIPLE DEVELOPMENT LEVELS
• GRANTS TO EXPLORE PROMISING TECHNIQUES THROUGH DESIGN AND BREADBOARD
• IN-HOUSE VERIFICATION AND SYSTEMS EVALUATION
• ADVANCED, DIGITAL SOLUTION--RECOGNIZED BENEFITS
• STUDY TASK AND TECHNOLOGY ASSESSMENT ADDRESSED IN PROPOSAL
• TECHNOLOGY TRANSFER AND COMMERCIALIZATION PLANS
• COST SHARING
CD-B9-_Q917
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PROGRAM APPROACH
Advanced techniques investi,i,_ted ,_nder university grants, small business
innovative research (SBIR) _:,.br_t_,_.:zt<: and aerospace industT-y study contracts
help to establish the r-equirements for developing critical components and
subsystems. Both universities and industry fabricate hardware models and
special test equipment (STE) appropriate for demonstrating the advanced
techniques on a stand-alone basis. The photograuh on the left shows a portion
of Ford Aerospace's £-PSK POC der,_odl_iator.
Digital subsystems for commun]cations network and transponder test faciTitv
experiments, as we]] as some necessary STE and experiment contro]]ers, are
designed and developed in-house. [he center photograph shows the 220 Mbps
digital range delay simu]atnr designed and fabricated in-house to simulate
coarse and fine satellite motion. The s}mulator is used to evaluate network
timing acquisition and synchronization techniques.
Under Lewis' Systems Integration, Test, and Evaluation (S[]E) Project, POC and
demonstration models are integrated ,,_ith in-house and commercial hardware and
software to create _n end-to-end simulation facility of a satellite-switched,
time-division-multiple-access (SS 1I)HA) satellite network. The photograph on
99the right shoves one of the TDHA gr,ound terminals that incorporate _LO/llO-Hbps
serial minimum shift kevinq (3I.I_S!:) modems developed under contract by
Hotorola, commercial 6809- and r_,SOOO-based _icrocom,_uter chassis, and in-house
designed and fabricated TO/M, contr_]lers and multiple terrestrial user
s imu] ators.
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READINESS LEVELS
The Office of Aeronautics and Space Technology (OAST) at NASA Headquarters
defines seven levels of technology readiness shown in the left two columns
below. The Space Electronics Division at Lewis has used the terms in the
right column for several years in its requests fo_- proposals and technical
reports. The Processing and Switching Program addresses technology
development from level 2 through level 5. In general, a POC mode] development
(level 3) is selected when the first conversion of an advanced theoretical
concept into hardware is required. A study and refinement of proposed design
phase (]eve] 2) is usually conducted by the contractor in an early POC
contract task. For those technologies that currently exist in some hardware
form, and where a significant increase in performance or packaging efficiency
is necessary, the demonstration mode] approach (level 4) will be pursued.
Finally, a f]ight-qualifiable mode] (level 5) may be fabricated for those
technologies that require demonstration in a _-ele_ant environment to ensure
mission readiness. Typically, the flight-qualified mode] and the flight model
itself will be developed by a flight mission p_-oject office.
DIGITAL SYSTEMS TECHNOLOGY
TECHNOLOGY READINESS LEVELS
LEVEL
2
3
4
5
6
7
.NASADEFINITION
BASIC PRINCIPLES OBSERVED
TECHNOLOGY CONCEPT AND/OR
APPLICATION FORMULATED
ANALYTICAL OR EXPERIMENTAL
CRITICAL FUNCTION OR
CHARACTERISTIC PROVED
Lewis Research Center
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LEWIS NOMENCLATURE
iii
BASIC RESEARCH AND TECHNOLOGY
DEVELOPMENT
PROOF-OF-CONCEPT STUDY PHASE
PROOF-OF-CONCEPT MODEL
DEVELOPMENT
COMPONENT AND/OR BREADBOARD DEMONSTRATION MODEL
VALIDATION IN THE LABORATORY DEVELOPMENT
COMPONENT AND/OR BREADBOARD FLIGHT-QUALIFIABLE MODEL
DEMONSTRATION IN A RELEVANT
ENVIRONMENT
SYSTEM VALIDATION MODEL FLIGHT-QUALIFIED MODEL
DEMONSTRATION IN A
SIMULATED ENVIRONMENT
SYSTEM VALIDATION MODEL FLIGHT MODEL
DEMONSTRATION IN SPACE
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ADVANCED MODULATION AND CODING PROJECT OBJECTIVES
The objectives of the Advanced Modulation and Coding Project are shown below.
The primary goal of this project is to develop bandwidth-efficient digital
modulation schemes that are suited to the power, cost, and complexity
constraints of an operational system. These schemes shou]d provide
bit-error-rate performance comparable to commercial quadrature phase shift
keying (QPSK) standards. As is true of a]] three projects within the
Processing and Switching Program, an under]ying objective is to reduce the
development risk and cost and thereby increase the potential for techno]ogy
transfer to the commercial industry.
The highlighted blocks in the diagram indicate a concentration of effort on
combined modulation and coding techniques and on forward-error-correction
(FEC) coding. Techniques and components are under development for both space
and ground segment applications.
An overview of the recent and current contracts and grants under the Advanced
Modulation and Coding Project is presented later in this paper.
DIGITAL SYSTEMS TECHNOLOGY
ADVANCED MODULATION & CODING
N/ A
Lewis Research Center
OBJECTIVES:
• BANDWIDTH AND POWER EFFICIENCY
• INCREASED INFORMATION CAPACITY
• MAINTAIN COMMERCIAL BER vs EblN0 STANDARDS
• SIZE AND COST-EFFICIENT DIGITAL IMPLEMENTATION
• TECHNOLOGY DEMONSTRATION FOR MISSION READINESS
• SERVICE-ENABLING TECHNIQUES AND SUBSYSTEMS
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DECODER/?
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SPACE-BASEDPROCESSING AND CONTROL PROJECT OBJECTIVES
The objectives of the Space-based Processing and Control Project are shown
below. The project has two primary goals associated with the two highlighted
blocks in the diagram. The first goal is to develop a high-throughput,
fault-tolerant, information-switching processor with circuit and packet
switching capabilities compatib]e with emerging commercial and international
space communications standards. The second goal is to incorporate into the
onboard electronics package selected network control and data-processing
functions traditionally performed in various locations within a terrestrial
network.
Both the information-switching processor and the autonomous controller will
require radiation-tolerant components with built-in testability and some level
of real-time artificial intelligence for fault detection and isolation and
real-time reconfiguration of onboard resources. Hhen combined with advanced
modulation techniques such as multichanne] demu]tiplexing and programmable
digital modems, fault-tolerant onboard pr-ocessing and autonomous control can
enable new commercia] and civil satellite services.
DIGI_LSYSTEMS _CHNOLOGY
SPACE-BASED PROCESSING AND CONTROL
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SPACE SEGMENT OBJECTIVES:
• HIGH INFORMATIONTHROUGHPUT
• FAULTTOLERANCE
• HIGH-PERFORMANCECOMPONENTSANDSUBSYSTEMS
• SIZE, MASS, AND POWER EFFICIENCY
• SPACECOMMUNICATIONS TANDARDSCOMPATIBILITY
• ADVANCEDSERVICE-ENABLINGARCHITECTURES
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GROUND-BASED PROCESSING AND CONTROL PROJECT OBJECTIVES
The objectives of the Ground-based Processing and Control Project are shown
below. The primary goal of this project is to develop flexible FDMA and TDMA
controllers and terrestrial user interfaces for cost-efficient ground
terminals. The controllers and interfaces must be compatible with the
evolving processing satellite network architectures envisioned by NASA.
To date, only in-house activities have been pursued under this project. In
support of the Systems, Integration, Test, and Evaluation (SITE) Project,
multiple TDMA ground terminal digital subsystems have been designed and
developed. Modems and codecs developed under the Advanced Modulation and
Coding Project will be integrated with the digital, ground-based processing
and control hardware for performance evaluation in the SITE satellite network
simulation facility.
DIGITAL SYSTEMS TECHNOLOGY
GROUND-BASED PROCESSING AND CONTROL Lewfl Research Cen(er
GROUND SEGMENT OBJECTIVES:
• COST-EFFICIENTIMPLEMENTATION
• HIGH-PERFORMANCECOMPONENTS
• FLEXIBILITYAND PROGRAMMABILITY
• INDUSTRY STANDARDSCOMPATIBILITY
• INTELLIGENTSYSTEMSAPPLICATIONS
• NETWORKSERVICEENABLING
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PROGRAMFUNDINGDISTRIBUTION
Currently, about 80 percent of the Processing and Switching Program funding is
expended on the Advanced Modulation and Coding Project. The Space- and
Ground-based Processing and Control Projects each consume about lO percent of
the remaining funds. Within 5 years the Digital Systems Technology Branch
plans for the Space-based Processlng and Control Project funding level to grow
to about 60 percent of available funds and Ground-based Processing and Control
funding to grow to about 15 percent. Since the total Processing and Swltching
Program funding projections vary yearly according to NASA priorities, funds
available for the Advanced Modulation and Coding Project will vary as well.
The distrlbution of funds among industry contracts, university grants and
in-house projects over the next 5 years is expected to remain nearly
constant. The percentage distributlon is shown below.
DIGITAL SYSTEMS TECHNOLOGY
PROCESSING AND SWITCHING PROGRAM
I
FUNDING DISTRIBUTION
BY PROGRAM ELEMENT
CURRENT S-YEARPLAN
15%
r----] ADVANCEDMODULATIONAND CODING
SPACE-BASEDPROCESSINGAND CONTROL
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CONTRACTS
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GRANTS
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ADVANCEDMODULATIONAND CODING PROJECT
CONTRACTS AND GRANTS
The Advanced Modulation and Coding Project consists of five elements: (I)
bandwidth- and power-efficient modems; (2) high-speed codecs; (3) digital
modems; (4) multichannel demodulators; and (5) very high-data-rate modems.
Contracts and grants are in place for each of the first four elements. Nearly
all current and planned contracts are the cost-plus-fixed-fee type. Hork
under the fifth element is planned to begin in fiscal year 1990. Whenever
possible, the Digital Systems Technology Branch has attempted to pursue each
element by awarding a mix of openly competed hardware development contracts,
SBIR contracts, and university grants. The unifying goal of this approach is
the implementation and demonstration of advanced concepts and techniques.
I|
DIGITAL SYSTEMS TECHNOLOGY
ADVANCED MODULATION & CODING CONTRACTS & GRANTS
I
BANDWIDTH-AND P0WER-EFFICIENTMODEMS:
, ADVANCEDMODULATIONTECHNOLOGY
DEVELOPMENT
• AMTD FOLLOW-ON
,, MODULATIONTECHNIQUESFOR POWER-
AND SPECTRALLYEFFICIENTSATCOM
SYSTEMS
HIGH-SPEEDCODECS:
• FLEXIBLEHIGH-SPEEDCODEC
• IMPLEMENTATIONOF ADVANCEDCODING
CONCEPTS
DIGITAL MODEMS:
• PROGRAMMABLERATE MODEM USING
DIGITALSIGNALPROCESSINGTECHNOLOGY
• DIGITALMODEM DEVELOPMENT
• PROGRAMMABLEDIGITAL MODEM
Lewis Research Center
FORDAEROSPACE,TRW, COMSATLABS,
HARRIS
CONTRACT(S)TO BE DETERMINED
UNIVERSITYOF CALIFORNIA,DAVIS
HARRIS
UNIVERSITYOF SOUTHERNCALIFORNIA
MULTIPOINT (T.I.W. SYSTEMS)
UNIVERSITYOF TOLEDO
COMSATLABS
CD-89-40920
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ADVANCED MODULATION AND CODING PROJECT
CONTRACTS AND GRANTS (CONTINUED)
DIGITAL SYSTEMS TECHNOLOGY
ADVANCED MODULATION & CODING CONTRACTS & GRANTS Lewis Research Center
MULTICHANNELDEMODULATORS:
• ADVANCEDTECHNOLOGYFOR k MULTI-
CHANNELDEMULTIPLEXER/OEMODULATOR
• FDMA[rDM CONVERSIONFOR NONCONTIGUOUS
CARRIERS
• INNOVATIVEPULSECOMPRESSORSFOR
SATELLITECOMMUNICATIONS
• DIGITALSIGNALPROCESSINGFORMULTI-
CHANNELDEMODULATION
VERY HIGH-DATA-RATEMODEMS:
• VERY HIGH-DATA-RATEMODEM
• MODEMS FORCOMPRESSEDVIDEO
TRANSMISSION
CONTRACTS(2) TO BE DETERMINED
UNIVERSITYOF TOLEDO
AMERASIA
LEWIS IN-HOUSE
CONTRACTTO BE DETERMINED
GRANTTO BE DETERMINED
CD-89-40921
18
ADVANCED MODULATION AND CODING PROJECT
CONTRACTS AND GRANTS (CONCLUDED)
The schedule below shows the Digital Systems Technology Branch's past,
present, and planned contracts and grants in advanced modulation and coding
and their phased relationship to each other. Contracts and grants are located
from top to bottom by the level of attention paid to modulation techniques,
coding techniques, and the combination of the two. All but the following two
contracts are described further in this paper and in papers by the responsible
contractors and universities.
The branch's responsibility for advanced modulation hardware development
contracts began in mid-1983 with a modification to the baseband processor POC
contract with Motorola Government Electronics Group (NAS3-22502). Under the
modification, Motorola fabricated four sets of 220/llO-Mbps SMSK modem pairs
and six 27.5-Mbps SMSK modulators. The modems are similar to those being
designed for the Advanced Communications Technology Satellite (ACTS) and have
been used extensively in the SITE Project. They have also been included in
the in-house link evaluation terminal (LET) designed to characterize the
on-orbit performance of the ACTS high-burst-rate (HBR) subsystem.
Under a study contract funded by another branch within the Space Electronics
Division, COMSAT Laboratories developed the conceptual design for an "onboard
mu]tichanne] demultip]exer demodulator" (NAS3-24885). Several digital
approaches were investigated and compared by computational complexity. The
selected design featured a single, large, forward fast Fourier transform (FFT)
processor followed by an inverse FFT for individual channel demultiplex]ng and
a fully digital demodulator. The study served as the basis for a grant in
FDMAITDM conversion and both the multichannel demultiplexer demodulator (MCDD)
and programmable digital modem (PDM) statements of work.
|
DIEMULTt I=1JF_ER/OEMOOULATOI=I
w
OEMU_DEMO0 CL$tC'$
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BANDWIDTH- AND POWER-EFFICIENT MODEMS
The curve shown below is based on the Shannon-Hartley capacity theorem, with
the information bit rate equal to the capacity of the ideal channel. It
illustrates the tradeoff between bandwidth and power efficiency for a given
probability of bit error in a practical system. When both bandwidth and power
are constrained, combined modulation and coding techniques such as trel]is-
coded modulation offer improved bandwidth efficiency with BER performance
nearly identical to that of practical QPSK systems. The drawback of this
approach is increased computational complexity.
The purpose of this project element is to develop practical implementations of
bandwidth- and power-efficient modems that are suitable for application in
space and ground environments. For spacecraft demodulators, rapid,
independent acquisition and small size, mass and power consumption are
desirable. For ground terminal demodulators, high data rates and low-cost
implementations are the primary goals. The techniques demonstrated under this
project element are scalable in information rate, largely independent of the
frequency band of operation, and applicable to a variety of spacecraft
communications links.
DIGITAL S YSTEMS TECHNOLOG Y
BANDWIDTH- AND POWER-EFFICIENT MODEMS Lewis Research Center
-r-
I BM__ANDWIDTH
_ EFFICIENT
j_POWER
IJ EFFICIENT
Eb/N0 (dB)
OBJECTIVES:
• TRIPLE ACTSSMSK BANDWIDTH
EFFICIENCY
• MAINTAIN QPSK BERvs EblN0
• ACQUIREBURSTSINDEPENDENTLY
• RAISE INFORMATIONRATETO
200 Mbps OR HIGHER
• COMBINEMODULATIONAND
CHANNELSYMBOLENCODING
BENEFITS:
• CAPACITYDOUBLETHAT OF EXISTING
LINKS
• IDENTICALORREDUCEDTRANSMI'II'ER
POWER
• OPERATIONAT OR NEAR SATURATION
• REDUCEDRISK AND COST
APPLICATIONS:
• PROCESSINGSATELLITES:
TDMA UPLINKS
WIDEBANDCROSSLINKS
MULTIPLE-BEAMTDM DOWNLINKS
• SATELLITE-SWITCHEDTDMA:
LOW-COSTGROUNDTERMINALS
CD-89-40922
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BANDWIDTHAND POWER EFFICIENT MODEM APPROACH
The four advanced modulation technology development (AMTD) contracts have
addressed the implementation of bandwidth-efficient, combined modulation and
coding techniques in high-data-rate, TDMA environments with varying degrees of
success. All have selected some form of channel symbol encoding to overcome
the effects of the band]imited channels. Although each was required to
implement independent burst acquisition, the satellite demodulators were
designed to a more difficult adjacent-channel interference requirement. The
power efficiency of the modem was a secondary constraint.
The University of California will bring an increased emphasis on power
efficiency to this project element. The investigators intend to design
modulation systems that are suitable for use with nonlinear high-power
amp]ifiers and to imp]ement and test a slow-speed vprsion of the modems.
If program priorities permit, the Digital Systems Technology Branch intends to
pursue a "follow-on" to the AMTD contracts. An openly competed demonstration
model contract would address the packaging issues uncovered during the POC
developments, while further increasing data rate and bandwidth and power
efficiency in a design optimized for application in TDM downlinks. A
statement of bidder qualifications will ensure that high-data-rate, bandwidth-
efficient modem hardware comparable to the AMTO POC models has already been
developed by potenti,_l contruct,:)rs.
DIGITAL SYSTEMS TECHNOLOGY
BANDWIDTH- AND POWER-EFFICIENT MODEMS--APPROACH Lewis Research Center
MULTIPLE PROOF-OF-CONCEPT MODEL CONTRACTS
"ADVANCED MODULATION TECHNOLOGY DEVELOPMENT" (AMTD)
• _>2 bps/Hz; 200 Mbps; _<500-ns ACQUISITION
• SATELLITEDEMODULATORS:
FORD (NAS3-24678), RATE-516-CODED8-PSK
TRW (NAS3-24679), RATEo3/4-CODED16-QAM
• GROUNDTERMINAL DEMODULATORS:
COMSAT(NAS3-24680) RATE-819-CODED8-PSK
HARRIS (NAS3-24681) RATE-112-CODED16-CPFSK
GRANT--UNIVERSITY OF CALIFORNIA, DAVIS (NAG3-10O7)
"MODULATION TECHNIQUESFORPOWER-AND SPECTRALLYEFFICIENT SATCOMSYSTEMS"
* SUPERPOSEDQAM AND BANDLIMITEDSQAMAND QPSK
• OPTIMIZEDFOR NONLINEARHIGH-POWERAMPLIFIERS
• 1.5 bpslHz
• 64- TO 300-kbps ENGINEERINGPROTOTYPE
DEMONSTRATION MODEL CONTRACT--TO BE DETERMINED
"AMTD FOLLOW-ON"
• ADVANCEDPACKAGINGFORSIZE,MASS,AND POWERREDUCTIONSBYFACTOROF3 TO5 EACH
* 25o/oIMPROVEMENTIN BANDWIDTHOR POWEREFFICIENCYOVERAMTD
• ANALOG/DIGITALCHIP SET ON BOARD-LEVELPRODUCT
CD-89-40923
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HIGH-SPEED CODECS
The curve shownbelow illustrates the primary god] of forward-error-correction
(FEC) encoding - to reduce the received Eb/No required to yield a specific
probability of decoded bit error. Codecs that meet the combination of
objectives shownbelow will provide an alternative to convolutional and block
decoding app_-oacheswhile preserving the best fe_t:uFes of each. Such codecs
will be well suited to onboard and ground-based p,ocessing of a variety of
TDMAand FDMAsignal formats in both dedicated and shared hardware
applications.
DIGITAL SYSTEMS TECHNOLOGY
HIGH-SPEED CODECS Lewis Research Center
I
ODED
\
; h _ COOING
! '_ _GAIN
;IGNAL-TO-NOISERATIOoEb/N0
OBJECTIVES:
• RAISEUNCODEDDATARATESTO 300 Mbps
• ACHIEVEHIGH CODERATESAND CODING
GAIN
• SUPPORTSOFTDECISIONDECODINGAND
MULTIPLEMODULATIONSCHEMES
• OPERATEON SHORT, INDEPENDENT
BURSTSAND CONTINUOUSDATA
• IMPLEMENTCLSICCHIP SETS
BENEFITS:
" REDUCEDANTENNASIZE AND TRANS-
MITTER POWER
• BANDWIDTHEXPANSIONLIMITED BY
EFFICIENTCODES
• SUITABLEFORTDMAAND CONTINUOUSLINKS
• IMPROVEDDATAQUALITYFORGIVEN
POWER
APPLICATIONS:
• PROCESSINGSATELLITES:
TDMA UPLINKS
WIDEBANDCROSSLINKS
SHAREDDECODERAFTERBULK
DEMODULATOR
MULTIPLE-BEAMTDM DOWNLINKS
• SATELLITE-SWITCHEDTDMA TERMINALS
CD_Bg-40924
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HIGH-SPEED CODEC APPROACH
The SBIR Phase l contract with Stanford Telecommunications, Inc. (STI)
provided a design approach for increasing the throughput of convolutiona]
decoders by interconnecting an array of commercially available decoders. When
the contract was completed in late 1986, single-chip decoders with data rates
to lO-Mbps were the state of the art. Although a Phase 2 contract was not
awarded (STI was no longer a small business), their design defined a
fundamental approach to high-speed decoding with high coding gain but low code
rates.
Key features of the flexible, high-speed codec from Harris include its ability
to utilize soft decision information, to independently decode short bursts or
packets, and to yield high coding gain with high code rates. The hardware
will be configurable for operation with multiple phase- and frequency-shift
keying (PSK and FSK) modulation schemes. Under this demonstration model
contract, Harris will implement two, independent, hard decision, 300-Mbps BCH
codecs on each 50,000 gate CMOS gate array.
Under a recently awarded grant, the University of Southern California (USC)
has begun investigating jointly designed decoders and equalizers to yield
performance superior to that obtained from independent designs. USC will also
investigate methods of exploiting soft decision information with RS decoding.
In the future both techniques will be demonstrated in commercial digital
signal processing hardware.
DIGITAL SYSTEMS TECHNOLOGY
HIGH-SPEED CODES--APPROACH ....=. ,...._:, c_...
I
SBIR PHASE 1 CONTRACT--STANFORDTELECOMMUNICATIONS,INC.
(NAS3-24742)
"A NOVELHIGH-SPEEDVITERBIDECODERDESIGNWITH ROBUSTATTRIBUTES"
• MASSIVEPARALLELBLOCKDECODINGHARDWAREDESIGN
• ARRAYOFTWELVE256-kbpsTO lO-MbpsVITERBIDECODERSFOR2- TO lO0-MbpsTHROUGHPUT
DEMONSTRATIONMODELCONTRACT--HARRIS(NAS3-25087)
"FLEXIBLE HIGH-SPEEDCODEC"
• DUAL300-Mbps BCH CODECSPER CLSICFORHARD DECISION
• CHASEALGORITHMAPPLIQUEFORSOFTDECISION
• INDEPENDENTDECODINGOF 256- TO 512-BIT BURSTS
• VARIABLECODERATESFROM 7/8 TO 15116
• CODINGGAIN > 5 dB TOTAL
• TWO lO-in. BY lO-in. BOARDS;60-W TOTALPOWER
GRANT--UNIVERSITY OF SOUTHERNCALIFORNIA(NAG3-982)
"IMPLEMENTATION OF ADVANCEDCODINGCONCEPTS"
" CODESIGNED ECODERAND EQUALIZER
" REED-SOLOMONDECODINGWITH FULL SOFTDECISION
• MOTOROLADIGITALSIGNALPROCESSORIMPLEMENTATIONOF BOTH
CD-89-40925
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DIGITAL MODEMS
Digitally implemented modems offer significant advantages over analog modems:
potential for reduced size, mass, and power consumption in very large-scale
integrated (VLSl) versions; elimination of alignment, drift, and aging
problems; improved reliability; reconfigurability for data rates, modulation
schemes, and operational modes; and reduced production costs. A programmable
digital modem has the additional advantage of being remotely reconfigurable to
increase the fault tolerance of processing satellites and to enable new
services over the life of the satellite. Fo_-low-cost ground terminal
applications the digital modem offers the potential for implementation as a
custom chip set.
Because of its digital architecture much of the nonrecurring engineering
effort expended in the initial design of a digital modem can be applied to a
mission-focused version. The digital approach will also benefit directly from
advances in high-perfo_mance, radiation-tolerant VLSI techno]ogy.
DIGITAL SYSTEMS TECHNOLOGY
DIGITAL MODEMS Lewis Research Center
I II I I I
CONTROL"_',J'l //'- MODULATOR
I__ DEMODULATOR
BENEFITS:
• SIGNIFICANTLYREDUCEDCOSTAND RISK
• REDUCED SIZE, MASS, AND POWER
OVER ANALOG
• ELIMINATION OF ALIGNMENT, DRIFT,
AND AGING
• LONGERSERVICE LIFE DUE TO
BEUABILITY AND RECONFIGURABlUTY
• GREATERCOMMERCIALIZATIONPOTENTIAL
OBJECTIVES:
• MINIMIZE ANALOG COMPONENTS
• ACHIEVE RECONFIGURABLE OR
PROGRAMMABLE
INFORMATION BIT RATES
MODULATION SCHEMES
OPERATIONAL MODES
• IMPLEMENT IN DSP OR CLSIC
i
APPLICATIONS:
• PROCESSINGSATELLITES:
UPLINKS
CROSSLINKS
SHARED DEMODULATORAFTER
MULTICHANNEL DEMULTIPLEXER
MULTIPLE-BEAM DOWNLINKS
• COST-EFFICIENTGROUND TERMINALS
CD-89_926
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DIGITAL MODEM APPROACH
Under a Phase 1SBIR contract TIW Systems Incorporated (formerly Multipoint
Communications Corporation) outlined tradeoffs for nine critical digital modem
design issues: (I) modulator data filtering; (2) clock generation; (3) carrier
synthesizer; <4) demodulator automatic gain control; (5) data filtering; (6)
radiofrequency oscillator phase noise; (7) carrier se]ectivity; (8) carrier
recovery; and (9) timing recovery. For each issue Multipoint investigated
multiple implementation techniques and provided specific recommendations on
realizable circuit designs with specia] attention to utilizing digital signal
processing (DSP).
The University of Toledo has also been investigating the implementation of
digital QPSK burst modems. A digital demodulator design algorithm was
implemented on a commercial Motorola DSP56001 eva]uation board to identify
limitations on information bit rate due to both the algorithm and the DSP
hardware. Modifications to the software and hardware algorithms will be
addressed in the parallel and pipelined version being designed to
substantially increase the speed of a VLSI version.
NASA is currently negotiating a contract with COMSAT Laboratories for
fabrication of a demonstration model, programmable digital modem (PDM) with
the features shown below. The PDM will be programmable over six modulation
schemes, the full range of data rates from 1.92 to 300 Mbps and three
satel]ite operational modes. The proposed design offers excellent potential
for a full custom VLSI chip set implementation.
DIGITAL SYSTEMS TECHNOLOGY
DIGITAL MODEMSNAPPROACH Lew_ RnN¢_ Cen_
SBIR PHASE 1 CONTRACT--MULTIPOINT(T.I.W. SYSTEMS)(NAS3-25336)
"PROGRAMMABLE RATE MODEM USING DIGITALSIGNALPROCESSING
TECHNOLOGY"
• BPSKAND QPSKBURSTAND CONTINUOUSMODES
• ALL DIGITAL,COMMERCIALDSP-BASEDDESIGNS
• REAUZABLECIRCUITDESIGNTRADEOFFSADDRESSEDNINE MAJORISSUES
GRANT--UNIVERSITY OF TOLEDO(NAG3-865)
"DIGITAL MODEM DEVELOPMENT"
• MOTOROLADS_I-BASED QPSK DEMODULATOR
• PARALLEL/PIPEUNEDVLSI TO INCREASESPEED
DEMONSTRATIONMODELCONTRACT--(COMSAT,UNDER NEGOTIATION)
"PROGRAMMABLE DIGITALMODEM"
• QPSK,OPSK, 16-PSK, OQPSK,MSK, AND 16-QAM
• 1.92- TO 75-Msps (1.92- TO 300-Mbps) CHANNELSYMBOLRATES
• CONTINUOUS,DEPENDENT,AND INDEPENDENTBURSTMODES
• FULLYPROGRAMMABLE
• MULTIPLEUSE OF ECLGATEARRAY
• UNDER150 in.2 AND 100 W TOTAL
25
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MULTICHANNEL DEMODULATORS
The multichannel demodulator has been identified in advanced architecture
studies as an enabling technology for a cost-efficient network with FDMA on
the uplinks, onboard processing and switching, and TDM downlinks. The goal of
this project element is to demonstrate digital and optical techniques that can
be extended to enable simultaneous demultiplexing and demodu]ation of hundreds
to thousands of channels. In an operational system the channel mix may
consist of several channel bandwidths and multiple modulation techniques.
DIGITAL SYSTEMS TECHNOLOGY
MULTICHANNEL DEMODULATORS Lewis Research Center
TDM
DEMULTIPLEXER OUTPUT
DEMODULATOR--,,
%
FDMA
OBJECTIVES:
• ACHIEVESIMULTANEOUSDEMULTI-
PLEXINGAND DEMODULATIONOF
HUNDREDSOF FDMA CHANNELS
• ACCOMMODATEMULTIPLE-CHANNEL
BANDWIDTHS
• IMPLEMENT IN ADVANCEDDIGITAL
AND OPTICALTECHNOLOGIES
• MINIMIZE GROUNDSEGMENTIMPACT
BENEFITS:
• ENABLINGTECHNOLOGYFOR FDMA
NETWORKWITH ONBOARD
PROCESSING
• REDUCEDGROUNDTERMINAL COSTS
COMPAREDWITH TDMA: LOWEREIRP
AND SIMPLIFIED SYNCHRONIZATION
APPLICATIONS:
• PROCESSINGAND SWITCHING
SATELLITESWITH FDMA UPLINKS
• COST-EFFICIENTGROUNDTERMINAL
PROCESSINGOF FDM DOWNLINKS
CD-89-4092"8
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MULTICHANNEL DEMODULATOR APPROACH
Because of the importance of the multichannel demodulator to the success of
future missions, a multifaceted approach is being pursued. Since the study
contract by COMSAT Laboratories (see page 11), the Digital Systems Technology
Branch has awarded a grant and a Phase 1 SBIR contract to investigate viable
digital and optical techniques for multichannel demultiplexing and
demodulation. The University of Toledo is investigating FFT techniques, and
Amerasia Technology, Incorporated is applying innovative transducers and a
single reflective array compressor (RAC) approach to the problem.
NASA intends to award multiple contracts for the development of multichannel
demultiplexer/demodulators. A demonstration with two channel bandwidths and a
total of six channels is required for proof of the proposed concept and its
implementation technique.
The branch has begun an in-house activity to augment the university and
industry investigations and to better understand their approaches. The
short-term objective is to implement a multichannel demodulator with ]44-kbps
information rate channels. The microcoded imp]ementation of a high-
performance FFT processor is being pursued for the long-term solution.
DIGITAL SYSTEMS TECHNOLOGY
MULTICHANNEL DEMODULATORS--APPROACH Lewis Reseerch Center
GRANT--UNIVERSITY OF TOLEDO (NAG3-799)
"FDMA/TDM CONVERSION FOR NONCONTIGUOUS CARRIERS"
• GWHT FOR LIGHTLYPOPULATEDSYSTEM
" PIPELINEDVLSI ARCHITECTUREFOR FFT-BASEDTRANSMULTIPLEXER
SBIR PHASE 1 CONTRACT--AMERASIA (NAS3-25617)
"INNOVATIVE PULSE COMPRESSORS FOR SATELLITE COMMUNICATIONS"
• SAW CHIRP FOURIERTRANSFORMTECHNIQUE
• HYPERBOLICRACTRANSDUCERFOR FSK DEMULTIPLEXING
MULTIPLE PROOF-OF-CONCEPT MODEL CONTRACTS--TO BE ANNOUNCED
"ADVANCED TECHNOLOGY FOR A MULTICHANNEL DEMULTIPLEXER/
DEMODULATOR"
• PROOF-OF-CONCEPTAPPROACHEXTENDABLETO SYSTEMWITH HUNDREDSOF CHANNELS
* FOUR NARROWBAND,TWO WIDEBANDCHANNELS
• DIGITALAND/OR OPTICALSOLUTIONS
LEWIS IN-HOUSE
"DIGITAL SIGNAL PROCESSING FOR MULTICHANNEL DEMODULATION"
• MOTOROLADSP56000-BASEDDEMULTIPLEXEIVDEMODULATOR
• SYSTOLICARRAYFIT PROCESSOR
CD-89-40929
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VERY HIGH-DATA-RATE MODEMS
For real-time transmission of very high information rate signals (from 300 to
650 Mbps), modems with 2 to 3-bps/Hz bandwidth efficiency are required for
transmitting the signals via existing and planned satellite links. Both FEC
and channe] symbol coding must be employed in a very high-data-rate (VHDR)
modem to ensure a specific BER performance level under specific constraints
imposed by the link budget.
In applications where the information present in the source signal can be
compressed into a lower data rate signal, as in most digital video
applications, tradeoffs among source coding, FEC coding, and channel symbol
coding must be addressed in order to maximize the quality of the transmission
and minimize the hardware complexity. It is anticipated that such a real-time
transmission capability can enable "telescience" - ground-based control of
space experiments.
The Digital Systems Technology Branch plans to discuss potential applications
of the VHDR modem technology within NASA in order to establish a priority for
its development. The branch will pursue its development if sufficient
rationale and interest exist.
DIGITAL SYSTEMS TECHNOLOGY
VERY HIGH-DATA-RATE MODEMS
lU/LRA
Lewis Research Center
SOURCE I
CODING AND I
PROCESSING
VHDR MODEM
m
FECJ
CHANNEL
SYMBOL
ENCOOER
MODULATOR
FEC/
CHANNEL
SYMBOL
DECODER
DEMODULATOR
OBJECTIVES:
• COMBINE MODULATION AND CHANNEL
SYMBOL ENCODING FOR 2 TO 3 bps/Hz
• ACHIEVE 300- TO 650-Mbps
INFORMATION RATE
• OPTIMIZE FOR DIGITAL VIDEO SOURCE
CODING
• ACHIEVE BER PERFORMANCE
COMPARABLE TO QPSK
BENEFITS:
• CAPACITY DOUBLE THAT OF EXISTING
WIDEBAND LINKS
• REAL-TIME TRANSMISSION OF VERY
HIGH INFORMATION RATES
APPLICATIONS:
• WIDEBAND CROSSLINKS AND DOWN-
LINKS FOR PROCESSING SATELLITES
• HIGH-RESOLUTION, HIGH-FRAME-RATE
VIDEO TRANSMISSION (HHVT) AND
TELESCIENCE
CD-89-40930
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VERY HIGH-DATA-RATE MODEM APPROACH
Depending on program priorities a potential development approach would include
a university grant and a demonstration model contract. The university would
address modem design issues for "broadcast quality" transmission of moderate-
information-rate digitized video such as the existing National Television
Standards Committee (NTSC) and emerging high-definition television (HDTV)
signals. A contractor would develop advanced bandwidth efficient modulation
and coding techniques and VHDR modem hardware to demonstrate real-time
transmission of very high-data-rate signals such as the high-resolution,
high-frame-rate video technology (HHVT) signal format envisioned for
microgravity science experiments.
DIGITAL SYSTEMS TECHNOLOGY
VERY HIGH-DATA-RATE MODEMS--APPROACH Lewis Research Center
GRANT--TO BE DETERMINED
"MODEMS FOR COMPRESSED VIDEO TRANSMISSION"
• 2- TO 3-bpslHz BANDWIDTHEFFICIENCY
• OPTIMIZEDFOR COMPRESSEDNTSCAND HDTV SIGNALFORMATS
DEMONSTRATION MODEL CONTRACT--TO BE DETERMINED
"VERY HIGH-DATA-RATE MODEM"
• 650-Mbps INFORMATIONRATE
* NEARLY3-bps/Hz BANDWIDTHEFFICIENCY
• RAPID SIGNALACQUISITION
• OPTIMIZEDFOR HHVT SIGNAL FORMAT
• SUITABLEFOR DEMONSTRATIONVIA ACTS HBR
CD-89-40931
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POC AND DEMONSTRATION MODEL EVALUATION
A multiple-ground-terminal satellite network simulation facility has been
developed under the Space Electronics Division's System Integration, Test, and
Evaluation (SITE) Project. The facility integrates POC mode] modems,
low-noise receivers, intermediate frequency matrix switches, and traveling-
wave tube amplifiers with in-house-developed rain fade and range delay
hardware simulators and TDMA ground terminal digital subsystems. The SITE
facility has been used to characterize the performance of a variety of
microwave components. In addition to repeating the acceptance testing
performed by the contractors, the Digital Systems Techno]ogy Branch intends to
incorporate the hardware models developed under the Advanced Modulation and
Coding Project into the SITE facility for further testing and evaluation.
SITE MULTI TERMINAL NETWORKSIMULATION
GROUND TERMINAL DIGITAL
CD-88-34S83
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SESSION II
LEWIS BANDWIDTH EFFICIENT MODULATION
--ADVANCED MODULATION
TECHNOLOGY DEVELOPMENT (AMTD)
CHAIR: M.J. SHALKHAUSER
8-PSK CODED TDMA SA TELLITE DEMODULA TOR
S.A. AMES
FORD AEROSPACE CORPORA TION
RA TE 3/4 CODED 16-QAM FOR UPLINK APPLICA TIONS
E.M. MROZEK AND J.K.N. WONG
TRW, INCORPORA TED
AN 8-PSK TDMA UPLINK MODULA TION AND CODING SYSTEM
S.A. AMES
FORD AEROSPACE CORPORA TION
RATE 8/9 CODED 8-PSK SYSTEM FOR DOWNLINK APPLICATIONS
R. FANG, M. KAPPES, AND S. MILLER
COMSA T LABORA TORIES
CODED 16-CPFSK FOR DOWNLINK APPLICATIONS
R. DA WS
HARRIS CORPORA i10

N92-22003
8-PSK CODED TDMA SATELLITE DEMODULATOR
S.A. Ames
Ford Aerospace Corporation
Space Systems Division
Palo Alto, California 94303
FINAL BRIEFING
ADVANCED TECHNOLOGY SATELLITE DEMODULATOR
DEVELOPMENT
NAS3-24678
PRESENTED AT
NASA LEWIS RESEARCH CENTER
JUNE 8, 1989
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ABBREVIATIONS USED IN BRIEFING
\
• ACI
• AMTD
• ASIC
• AWGN
• BER
• CCI
• codec
• ECL
• MCD
• MMIC
• modem
• SAW
• TDMA
adjacent channel Interference
Advanced Modulation Technology Development
appUcaUon specific Integrated circuit
additive white Gausslan noise
bit error rate
co-channel Interference
coder/decoder
emitter coupled logic
multi-channel demultlplexer and demodulator
monolithic microwave integrated circuit
modulator/demodulator
surface acoustic wave
time division multiple access J
33 PRECEDING PAGE L_,.,.....,-.
f
EXECUTIVE SUMMARY
• OBJECTIVES
• REQUIREMENTS
• PHASES
• COSTS AND DURATION
• PROOF-OF-CONCEPT MODEL BLOCK DIAGRAM
• PROOF-OF-CONCEPT MODEL PHYSICAL CONFIG.
• PERFORMANCE OF POC MODEL
• CONCLUSIONS OF PROGRAM
• RECOMMENDATIONS FOR FUTURE
J
f
OBJECTIVES:
• Develop a proof-of-concept uplink modulation system which
will significantly increase the bandwidth efficiency of a
TDMA uplink system
• Maintain present performance levels
• POC model should exhibit potential for low weight and
power consumption
SALIENT REQUIREMENTS FROM RFP:
• Bandwidth Efficiency > 2 bits/sec/Hz
• Implementation loss < 2 dB
• 1 dB degradation in 20 db ACI or CCI
• TDMA burst mode with preamble < 100 bit periods
• Throughput > 200 Mbps
\ J
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f DERIVED REQUIREMENTS:
• 8PSK modulation
• Nyquist filter with rolloff factor of 0.2
• CCI spec requires forward error correction coding
• Mostly digital mechanization for eventual ASIC design
PHASES:
• Refine preliminary design
• Develop preliminary design
• Build and test breadboard
• Plan, specify, and fab POC model
• Test POC model and establish POC
• Product assurance
\
\ j
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CHASSIS IN POC MODEL AND STE
_sE
BLOCK DIAGRAM OF GROUND AND SATELLITE TDMA TEST SYSTEM
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CONCLUSIONS OF PROGRAM
• CONCEPT OF THE POWER AND BANDWIDTH EFFICIENT
SATELLITE DEMODULATOR HAS BEEN PROVEN WITHIN
THE BUDGETARY CONSTRAINTS OF THE PROGRAM
,, BANDWIDTH EFFICIENCY COULD BE DEMONSTRATED
(I.E., ACI SPEC MET) THROUGH FILTER IMPROVEMENTS
• POWER EFFICIENCY COULD BE DEMONSTRATED (I.E.,
BER SPEC MET IN AWGN) THROUGH IMPROVEMENTS IN
CLOCK RECOVERY LOOP AND FILTERS
• DIGITAL PORTION OF THE SATELLITE DEMODULATOR
COULD BE REALIZED IN TWO GATE ARRAYS PLUS SOME
MEMORY CHIPS, ANALOG PORTION COULD BE GREATLY
REDUCED IN SIZE AND WEIGHT BY UTILIZING SAW
FILTERS AND AN MMIC QUADRATURE DETECTOR
• CODEC PERFORMANCE WITH DEMOD IN CCI PROVEN BY
SIMULATION
J
RECOMMENDATIONS FOR FUTURE
• CONTINUE SATELLITE MODEM DEVELOPMENT IN COMPACT
FORM
(A) ASIC REALIZATION OF DIGITAL PORTION (TWO ECL GATE
ARRAYS)
(B) DEVELOPMENT OF STEEP SKIRTED NYQUIST FILTERS IN
SAW TECHNOLOGY AT ABOUT 300 MHz
(C) MMIC OR HYBRID QUADRATURE DETECTOR AND LO
• CONTINUE DEVELOPMENT OF SATELLITE CODEC IN ASIC
• CONTINUE DEVELOPMENT OF LOW BIT RATE MCD IN ASIC
AND/OR DSP
J
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SPECIFICATIONS OF POC MODEL
\
pARAMETER VALUE 1 L_;T SPI_._ NO
OR MJ:. I'ItOD O[:
Dlil ERMINING
COMI'LIANCE
B=ndwidth Efficiency > 2 Bits/$ec/ttz 1
Bit Rite 240 Mbpl by design
Ch=nn¢l Spacin8 96 MIIz by design
Transmission Mode TDN¢_ by deslgn
Fr=me Lenglh I ms by design
Preamble (CW portion) 32 symbols by design
(LIW portion) B symbols
Receive Frequency 3.373056 GIIz±l 5KIIz by design
Input I¢v¢1 ILt receiver rlher -30 dBmi0 5 dB by design
BER =1 Es/No=2t dB < 5 • 10 7 2
Degradmion Due to ÷20 dB ACI < ! dB 3
Dellr_=tion Due Io -20 dB C('l < I dB 3
Probabiltiy of bit error due: IO
missinll unique word < i x 10 _7 iI Es/No =13 dB by ¢ompul=tton
(,4)
Prob|bllJly or CIrrier Cycle Slip <TBDIdF_No=TBDdB
Bit-limiNll Jilter < 12_ ps RMS 6
Probitbiilty of Clock Cycle Slip <TBDatEs./No=TBDdB 7
2S ns
Minimum Guild Time Between Bursls
by design of STE J
f \
SIMULATIONS OF DEMOD PERFORMANCE WITH DRIFT AND CCI
1
10-2
1
10-3
1
10-4
I'10-5
10-6
1
117-7
I
J
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f
SIMULATIONS OF DEMOD AND DECODER PERFORMANCE
WITH DRIFT AND CCI
\
J le/_e/8_
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f PREAMBLE AND BURST STRUCTURE
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SIGNAL SPECTRASHOWINGCO-CHANNELAND
ADJACENT-CHANNELINTERFERENCES
LOWER ACI DESIRED SIGNAL UPPER ACI
,_ Jf I CCl
II
I I
f°-144 fo-96 fo-48 I fo
20 dB_
f0+48 f0+96 fo+ 144
J
AMTD INTERFERENCE AND NOISE TEST SET CHASSIS
_ UPPER ADJACENT CHANNEL
IAN__2 _
MA_ CHANNEL _A_" _*o_"
__A L ___
F _EG_IE_TOR
TESTOUT
ANAL1
Figure 1 Interference/Noise Generator Block Diagram
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_" MECHANICAL CONFIGURATION OF NYQUIST FILTERS "_
9 PoleDlelectMc Resonator Filter
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SYMBOL CLOCK ACQUISITION
CLOCK PHASE
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SIGNIFICANT BIT 8PSK TO 3-TUPLE MAPPING
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ENCODER SYSTEM
L ....
x.. J
f
DECODER SYSTEM
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MODULATOR OUTPUT SPECTRUM
J
f "x
TRANSMITTER FILTER OUTPUT SPECTRUM
J
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RECEIVER FILTER OUTPUT SPECTRUM
\ J
f ½
CONSTELLATION OUTPUT AT RECEIVER
QUADRATURE DETECTOR
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f
EYE PATFERN AT "1" SIDE OF QUADRATURE DETECTOR
/
/BIT ERROR RATE VERSUS Es/No IN AWGN FOR LONG AND \
SHORT BURSTS
LIJ
IX3
Data from "ACCEPTANCE TEST DATA 5-24"
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47
BER VERSUS CARRIER FREQUENCY OFFSET
\
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f BER VERSUS ES/NO IN CCI
\
ILl
rn
Data from "ACCEPTANCE TEST DATA 5-24"
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f BER VERSUS Es/No IN ACI FOR 112 MHz SPACING \
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INPUT SPECTRUM TO RECEIVER WITH +20 dB ACI AT _+112 MHz
5o
RATE 3/4 CODED 16-QAM FOR
UPLINK APPLICATIONS
Eric M. Mrozek and Jerry K.N. Wong
TRW - Electronic Systems Group
Redondo Beach, California 90278
N92"22 004
ABSTRACT
First phase development of an advanced modulation technology which synergistically combines coding
and modulation to achieve 2 bits per second per Hertz bandwidth efficiency in satellite demodulators
is nearing completion. A proof-of-concept model is being developed to demonstrate technology
feasibility, establish practical bandwidth efficiency limitations, and provide a data base for the design
and development of engineering model satellite demodulators. The basic considerations leading to the
choice of 4x4 Quadrature Amplitude Modulation (16-QAM) and its associated coding format are
discussed, along with the basic implementation of the carrier and clock recovery, automatic gain
control, and decoding process. Preliminary performance results are presented. Spectra for the
modulated signal and its interferers show the effect of the nonlinear channel. The envelope of the
modulated signal shows the effects of the square root Nyquist filters in the modulator. BER results for
the Encoder/Decoder subsystem show near ideal results, although power consumption is high and
baseband BER performance of the Nyquist filter set is poor. Recommendations regarding the present
system to improve BER performance and acquisition speed are given.
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SYSTEMDESIGN
Objective(Statementof Work 0.1)
DevelopPOCmodelof a satellitedemodulatorwithassociatedspecialtestequipment
SignificantlyincreaseBW efficiency
Maintainpresentsystemperformancelevels
Exhibitpotentialfor low weightand powerconsumption
Modulation System Requirements (SOW 3.1)
FDM/TDMA uplink
Single modulator & transmitter per channel
Channel nonlinearity -- TWTA (provided by NASA)
Fixed burst rate = 200 Mbps
Variable length of data portion of burst (range = same as preamble length to length for
1 ms burst)
IF demodulation at 3.373 GHz. (assumes linear low noise receiver)
2 adjacent channels identical to desired channel but 20 dB higher in level
1 co-channel interferer identical to desired signal but uncorrelated and 20 dB lower in
level
Performance Requirements (SOW 3.2.2)
Parameter
Bandwidth Efficiency
Es/No degradation at
5 x 10-7 BER
Dynamic Range for BER Spec.
Time to Acquire Synchronization
Probability of Acquisition Failure
Unique Word Length
BER Degradation for ACI
BER Degradation for CCI
Guard Time
Burst Rate Instability
Mean Time to Cycle Slip
(at Es/No = 3 dB less than
for BER Spec)
Specification
_> 2 bits/s/Hz
<2dB
20 dB (maximum)
Performance/Operation
1.998
TBM
20 dB
bits/s/Hz
100 information bit times 192 info bits times
< 10-8
< 20 bit times
_<ldB
<1 dB
10 nsec (minimum)
+ 5 x 10-7 (maximum)
>Preamble Length x 104
TBM
12 bit times
TBM
TBM
30 nsec
+5 x 10-7
TBM
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SYSTEM DESIGN (continued)
Modulation/Coding Scheme Tradeoffs
A given information rate can be communicated in a smaller bandwidth by using a higher order
modulation format (larger M, where M = the number of modulation states), but at the expense of bit
error rate (BER) performance. To meet the bandwidth efficiency given in the system requirements
and provide for protection against adjacent channel interference (ACI), an M = 16 modulation is
desirable. The other formats investigated couldn't meet the bandwidth efficiency requirements or
performed poorly. 16-PSK could theoretically yield excellent performance, but the phase accuracy
required for efficient coherent detection is unrealistic. The uplink also does not have as strong of a
requirement as the downlink to use the high power amplifier (HPA) optimally by continuously
running it in saturation. 4,12 circular quadrature/amplitude modulation (QAM) has the advantage of
only two power levels which could allow easier compensation of the high power amplifier (HPA)
nonlinearity by the use of predistortion, but 4x4 -QAM is simpler in that each quadrant has
independently selected, equally spaced quadrature levels. The ideal performance of coded 4x4 -QAM is
also slightly better than coded 4,12 circular QAM. Of the 16-ary modulations, the 4x4 rectangular
constellation is the most practical choice for both performance and implementation.
Forward error correction (FEC) coding of rate p -- 3/4 yields 3 information bits per 16-QAM
symbol, so that an information bit rate of Rb = 201 Mbit/s is obtained from a modulation speed of
only R s = 67 Msymbol/s. Consequently, Nyquist filtering with 30 - percent rolloff can be employed
so that the coded 16-QAM power spectrum occupies only about 87 MHz of a 100-MHz channel. This
provides frequency guard space for protection against ACI. A simple FEC code of only 8 states provides
an asymptotic gain of 5.3 dB for coded 4x4 -QAM relative to uncoded 8-PSK.
CANDIDATE
NUMBER
1
2
3
4
5
6
7
8
9
10
11
12
OCCE
RATE
5/6
5/6
8/9
8/9
3/4
3/4
3/4
3/4
3/4
3/4
1
MODULATION
TECHNIQUE
SYIVBOL
RATE
(MSymbol/s)
8O
8O
75
75
67
67
67
67
67
67
67
B/Rs
for
B = 100 MHZ
1.25
1.25
1.33
1.33
1.50
1.50
1.50
1.50
1.50
1.50
1.50
ASYMPTOTIC CODING
GAIN RELATIVE
TO 8-PSK.
AVERAGE PEAK
5.0 5.0
6.3 6.3
4.3 4.3
4.3 4.3
4.0 4.0
4.4 4.4
5.3 2.5
6.1 3.6
4.7
5.1
-1.7
8-PSK
8-PSK
8-PSK
8-PSK
16-PSK
16-PSK
16-QAM (4X4)
16-QAM (4X4)
16-QAM (4,12)
16-QAM (4,12)
OOHF_FENT
8-CPFSK
H=0.125, N =2
COHERENT
MULTI-H CPFSK
67 1.50
NUMBER
OF STATES
INDECOOER
8
16
8
16
8
16
8
16
8
16
16
256
Modulation/Coding Choice
Coded 4x4 16-QAM was selected as the uplink modulation/coding choice for bandwidth efficiency,
implementation simplicity, and power efficiency. Bandwidth efficiency is provided by using a large
modulation alphabet of M = 16. The linear structure of the 4x4 square constellation allows some
simplification in implementing the modulation and demodulation. FEC coding, soft detection, and
Viterbi decoding provide power efficiency.
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SYSTEM DESIGN (continued)
With the use of FEC coding of rate p = 3/4, coded 16-QAM conveys three information bits per 16-
ary modulation symbol. Thus, an information rate of 201 Mbit/s can be obtained with a modulation
rate of only 67 Msym/s, which can be sent in an allocated bandwidth of 100 MHz for a bandwidth
efficiency of 2 b/s/Hz. The D bit of the encoded symbol causes modulation state changes with the
highest minimum Euclidean distance, so it is left uncoded, allowing maximum coding for the other
bits.
The nonlinear uplink channel is a traveling wave tube amplifier (TWTA). It is used at zero backoff
and the nonlinearity is partially compensated for by adjusting the modulator to phase and amplitude
predistort the constellation. Residual signal scatter however, will still exist due to ISI. The spectral
regrowth from the HPA requires some filtering to suppress ACI [Rhodes, 1972], so the simulations
also included a four pole elliptical filter at the HPA output with ideal group delay equalization.
The computer simulated BER performance of the selected modulation/coding system is shown below.
It assumes a 64 symbol (192 info bit times) preamble length for carrier and clock recovery with
independent operation of the automatic gain control (AGC). The simulations were made down to BER =
1 x 10-4 and extrapolated to extend to 1 x 10-7. Curve A shows the Average White Gaussian Noise
(AWGN) performance in a linear channel. Curve B is the performance in the nonlinear uplink
channel. Curve C is the nonlinear channel performance with ACI. Curve D is the nonlinear channel
performance with co-channel interface (CCI). These extended curves show that, at BER = 5 x 10-7,
the nonlinear channel itself degrades system performance 0.4 dB from the ideal theoretical case,
leaving 1.6 dB for degradation due to hardware implementation. ACI degrades nonlinear channel
performance by 0.5 dB (specification = 1 dB) and CCI degrades nonlinear channel performance by 1.4
dB (spec= 1 dB).
r-
QAM Encoder/Modulator
SOURCE ENCODER
INFORMATION RATE 3/4
Dn=Wn
Cn=Un +Vn-I
Bn = Un-2 +Vn
An = Un-1
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DEMODULATOR/DECODER IMPLEMENTATION
Ringing Filters
Ringing filters (narrowband low-order bandpass filters) are superior to phase-locked-loops (PLLs)
in TDMA communication systems. Although the two approaches have similar noise performance and
the PLL is usually less complex, the absence of "hangup effect" in the ringing filter is a great
advantage. The tuned filter (assuming it rings up from a "quenched" state) also exhibits an
inherently faster phase transient. [Gardner, 1976]. Two sets of ringing filters are used in both the
carrier recovery and clock recovery. Because of the extremely short guard time between bursts we
"ping-pong" between the two sets of filters and quench one set while the second set is ringing up on
the new burst. The carrier frequency is generated from the suppressed carrier QAM by remodulation
techniques and separated from spurious products by the ringing filter. The clock frequency is
generated from the detected data using a squaring nonlinearity.
Frequency Controlled Loop
Because of the various sources of frequency drift (such as the local oscillator in the transmitter,
doppler offsets, and the tuning of the ringing filter) some method of frequency tracking is necessary.
It is also desirable to downconvert the modulated signal to a frequency where lower cost components
are available, so a frequency controlled loop is used. The carrier frequency is kept in the center of
the filter by controlling the downconversion oscillator via detection of the average phase shift (over
many bursts) through the ringing filter in the carrier recovery. The system design study showed the
sensitivity of the system performance to inaccuracies in clock recovery to be much less than for
carrier recovery making frequency control for the clock unnecessary.
Automatic Gain Control
The 20 dB dynamic range of the input signal requires some form of gain control for correct detection
and decoding. The AGC was implemented in the demod portion of the Demodulator/Decoder. The
carrier recovery and I/Q Detection circuits are slightly sensitive to the signal power, so a "coarse"
AGC is used in the front end to reduce the dynamic range to 2 dB as fast as possible. A "fine" AGC is
then used immediately before soft detection to further reduce the range to a level acceptable for
proper operation of the Viterbi decoder.
Detection Filter
Achieving 2 bits/s/Hz bandwidth efficiency requires a highly bandlimited system. Correct
regeneration of an original impulse stream can be obtained in a minimum bandwidth by avoiding
intersymbol interference (ISI) through the use of special channel filtering. The basic filter
characteristic is an ideal linear-phase "brick wall" filter, having a single-sided cutoff frequency of
half the symbol rate (fc = fs/2), although practical filters are realizable since cutoff syrnmetry is
allowable. [Nyquist, 1928]. For optimal BER performance the Nyquist filter is equally split
between the modulator and the demodulator [Feher, 1983]. An inverse sinc amplitude function is also
included in the modulator to account for the pulse shape of the nonreturn to zero (NRZ) data stream
that is used.
Decoder
The encoder leaves one uncoded information bit in each symbol and has 3-bit memory, implying 8
code states with 4 input branches for each state. The uncoded bits (1 bit for each symbol) are decoded
by a hard decision, with the correct axis chosen at the completion of the decoding process. The branch
metric calculations are made using a lookup table, and the results are used by the state metric
calculator to compute the accumulated path metrics. Selection of the minimum path metric is
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DEMODULATOR/DECODERIMPLEMENTATION(continued)
performedin parallelby 6 highspeedcomparators,and normalizationis usedto preventaccumulated
pathmetricsfrom overflowing. The tracebackis partitionedintoa 3-step traceback(to lower the
tracebackrateby a factorof three,allowingtheuseof TTL/CMOSlogic)anda maintracebackwithan
8 symbolpathmemorylength. Finally,the encoderinversetransformsthe estimatesof the input
statesequenceinto informationbits andselectsthe appropriateaxis for the harddecisions.
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PERFORMANCE RESULTS
Bandwidth Efficiency
The bandwidth efficiency is a function of several parameters: Channel bandwidth (100 MHz),
modulation alphabet size (16 = 4 bits/symbol), symbol burst rate (66.666 MSymbol/sec), coding
rate (3/4), guard time (2 Symbols), unique word length (4 Symbols), preamble length, and the
length of the data portion of the burst. All of these parameters except the last two have been
predetermined by the system design. A preamble length of 64 symbols (192 information bit times)
was chosen in the system design phase but the hardware is variable. This length results in a
maximum length burst efficiency (burst length = 1ms) of 1.998 bit/s/Hz, and a minimum length
burst efficiency (data length = preamble length) of 0.955 bit/s/Hz.
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PERFORMANCERESULTS(continued)
SignalPowerSpectrum
Spectrafor the modulatedsignal,the effectsof the nonlinearity(the HPA)on spectralregrowth,and
the effectof the HPAoutputfilteron thereductionof ACIareshownbelow. Thesimplecaseof BPSK
wasusedto obtaintheseplots. The+414 MHz spurs at the modulator output are expected to have no
impact on BER performance or Es/No measurement, but will be eliminated before BER testing of the
entire system begins. Note that the main lobe of the modulator output is spectrally flat and 67 MHz
wide, while all spectral components outside of the 100 MHz channel bandwidth are suppressed by
greater than 35 dB.
Modulator
Output
i
I
i
HPA
Output
I
r I
i
Demodulato_
Input [
1.00 GHz SPAN 250 MHz SPAN
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PERFORMANCERESULTS(continued)
InterferenceSpectra
Theflatnessof theAWGNnoisesourceisshownbelow.Thenoisedensitywasmeasuredanda
calibrationfactorof +2.24dBwascomputedfor Es/Nomeasurements.TheCCI appearsspectrally
identicalto thedesiredchanneland20dB lowerin power. TheACIdisplayssomethirdorder
intermodulation,but it is entirelyout of the desiredchanneland shouldnotaffectBERperformance.
Thespectraof the twoadjacentchannelsarespreadwhichwill causemoreinterferencethanactual
adjacentchannels.TheACI noisefloorhasalsobeenamplifiedsignificantlyby a highgainamplifier,
but the it is still low enoughthat it won'teffectthe measurementof BERperformance.
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PERFORMANCERESULTS(continued)
EnvelopeDeviation
Themodulatorperformanceis seenfromthe IF envelope at the modulator output and the baseband
quadrature signals. Predistortion is turned off, so the wideband modulation displays four equally
spaced levels for each quadrature signal, and three distinct IF envelope amplitudes. The effect of
square root Nyquist filtering is also shown. The first half of each photograph is a short preamble
followed by a 4 symbol unique word. The variation in the envelope during this time, which should be
constant and at peak amplitude, reflects a misalignment in the RF section of the modulator. The second
half of each picture is the beginning of a pseudo-random bit sequence (PRBS). The baseband I signal
has multiple traces because we had problems with one of the PRBS generators at the time of the test.
All errors will be corrected before final testing of the system.
Wideband 4x4 QAM Modulation SRN Filtered 4x4 QAM Modulation
IF Envelope
Baseband I
Signal
Baseband l
Baseband Q
Power Consumption
The demodulator consumes about 86 Watts of power; primarily using +15 Volts for operating RF
amplifiers and high speed opamps, and +5 Volts for logic operations. The decoder consumes three
times as much power due to the complexity of the digital processing.
Voltage
+15 V
-15 V
+5 V
-2 V
-5 V
DEMODULATOR DECODER
Current Power Current Power
1.64 A 24.60 W
1.40 A 21.00 W
1.04 A 5.2O W 38.70 A 193.50 W
14.17 A 28.34 W
10.61 A 53.05 W6.89 A 34.45 W
Total Power = 85.25 W Total Power = 274.89 W
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PERFORMANCERESULTS(continued)
SubsystemBERPerformance
Theencoder/decoderportionof the systemhasbeencompletedandseparatelytestedforBER
performance.Worstcasedegradationfromidealperformancewas0.2 dB at BER= 5x10-7. The new
idealperformancecurve,as predictedby computersimulation,is differentfrom the referencecurve
in the systemperformancesection. A moreaccuratemodelwasusedandis slightlylessoptimistic.
Theresultsfor eachof the threeinformationbits persymbolareshown. Thedecoderactuallyoutputs
ninedifferentbit channels,but the remainingsix existbecausesymbolsareprocessedin groupsof
threeafter the three-steptracebackcircuit. The correspondingbit channelsfrom the other two
symbolsperformedidenticallyto the first three. Themeasuredperformancedegradesat highEb/No
becauseof limitationsof thedigital noisesimulatorusedto test the encoder/decoder.
The Nyquistfilterswere also testedseparatelyfromthe system. Filter set A wasoriginallybuilt, but
performedpoorlywith5.1 dB of degradationat BER= 5x10-7. The degradationfor the entiresystem
is specifiedat 2 dB. Thefilter requirementswererefinedandtwo newfiltersets weredeveloped,one
for eachquadraturebasebandsignal. Bothnewfiltersperformedmuchbetterthanthe A version,but
still with significantdegradationat 1.9 dB worstcase. Theactualfilter parametersand their effect
on BERperformanceisdiscussedon thefollowingpage.
Encoder/DecoderBERPerformance
(IDEAL)
Baseband BER for Nyquist Filters
1E5
1E6
EblNo(dB)
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PERFORMANCE RESULTS (continued)
Nyquist Filter Parameters
The pulse response, eye pattern, and group delay of the Nyquist filters give us insight into the BER
performance. The pulse response of both filter versions is similar in the square root Nyquist (SRN)
case, but there is significant degradation for the full Nyquist response of version A. The eye patterns
show the actual amount of intersymbol interference (ISI) at the ideal sampling point more clearly.
The eye closure for both filter sets is similar in the SRN case again, but actually gets worse for the
full Nyquist response of version A. This suggests that the second half of the version A filter is the
main source of it's degradation. One of the prime requirements of Nyquist filters is minimal group
delay variation in the passband. The version A filter set has about 18 ns of group delay ripple which
is significant relative to a 15 ns symbol period. The version B set has 6 ns of ripple, although it's
mostly at the bandedge.
Version A Filter Set Version B Filter Set (S/N 2)
Pulse Response
NRZ Source
SRN
Full Nyquist
NRZ Source
Full Nyquist
Full Nyquist
Group Delay
ca
?;,,
s.° -- w
----+
.... + !! - +l--
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PERFORMANCE RESULTS (continued)
Ringing Filters
The simulations for 4x4 QAM showed the BER to be highly sensitive to the RMS phase error of the
recovered carrier which makes the ringing filters in the carrier recovery a critical component. The
narrowband spurious response is of greatest concern because some of the spurious products from the
remodulation process will significantly add to the phase error of the recovered carrier. The actual BER
performance degradation that can be expected is unknown at this time.
Typical 180 MHz Crystal Filter Passband (S/N 3A)
START 30. 000 (300 HHz STOP 3 00o. ooo o00 MHz
Wideband Narrowband
Bandpass Channel Filters
Another source of BER degradation is group delay variations in the bandpass filters used on the QAM signal
in the demodulator. The filter centered at 3.373 GHz is at the input to minimize ACI effects, and the filter
at 180 MHz is directly after the downconversion. The filter at 180 MHz has less fine grain ripple in the
center of the band but degrades more rapidly at the edges. Both filters introduce less group delay distortion
than the Nyquist filters so the impact on BER performance will be relatively small.
CHZ S 2
180 MHz BPF Group Delay
F
t
1 __ L
CEf,TE_ 1e_.c_o:J [,_]n '4Hz
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RECOMMENDATIONS
Degradation Implementation
The ACI spectra, as documented in the previous section, clearly show third order intermodulation
between the two adjacent channels. The intermodulation is low enough in level that measurement of
the adjacent channel power is still accurate, but the internal spectral spreading of each seems to be
significant and the use of amplifiers with higher third order intercept points is recommended.
Another difficulty is the requirement of an HPA Output Filter to compensate for regrowth of the
sidelobes. The system design showed good results but was unrealistic because ideal equalization of the
filter's group delay was assumed. Reasonable filters of this bandwidth can be built at 3 GHz, but
become much more difficult in real world systems which would likely run at 20/30 GHz.
Decoder Implementation
Although the actual power consumption of the decoder is about 60% of the originally predicted worst
case, it still is 3/4 of the total power consumption. It could be reduced in the engineering model
phase of development by using gate arrays or custom ICs for some portions of the decoder. The
add/compare/select function of the state metric calculator has already been hybridized to reduce
interconnect delays. Future refinement of the processing algorithms for hardware simplification
could also be investigated.
Coarse AGC Design
An improvement to the design of the coarse AGC may be obtained by implementing it entirely after the
downconversion instead of at the higher IF. One advantage is that it would use all low frequency
components which are more readily available. The phase margin of the closed loop would also be
increased because the Iogamp in the feedback loop would be tied directly to the AGC output instead of
after a path delay. The Iogamp is used to linearize the control loop response of the pin diode attenuator
and is much easier to obtain at the lower frequency. Finally, the input bandpass filter could be
eliminated, although high level adjacent channels may cause third order intermodulation in the input
amplifier and downconverting mixer.
The coarse AGC is presently implemented as an analog, closed-loop control system which impacts the
system acquisition time with a settling speed of approximately 360ns (=72 information bit times).
The carrier acquisition time is twice the specified preamble length of 100 bit times and the carrier
recovery circuitry is somewhat level sensitive, so in the worst case the total acquisition time is 192
+ 72 = 264 information bit times. This could only be marginally improved with state of the art
components in the AGC, so alternate topologies are recommended for future design efforts. The
carrier recovery circuitry could be designed for insensitivity to the 20dB dynamic range of the QAM
signal. The AGC could also be significantly sped up by implementing it as an open loop compensator
which could use a fast detector and digitizer to drive a digitally controlled attenuator.
Nyquist Filters
The Nyquist filters significantly degrade BER performance due to ISI. The performance section shows
the amount of ISI from the filters in the eye pattern figures, and that a major source of the problem is
group delay ripple. The BER degradation of the entire system will be limited by the filters, so the
BER degradation specification of 2 dB cannot be met with the present filters. Bandwidth efficiency
restrictions on this system require the use of Nyquist filters, so specification and implementation of
them will be an important part of any future work.
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RECOMMENDATIONS(continued)
Ringing Filters
The spuriousresponseof the presentcrystalfilterscanbe expectedto affectthephaseerrorof the
recoveredcarrierandclock. Thefrequencyplanof the Demodulatorcouldbe redoneto changethe
percentbandwidthof the carrier recoveryfilter, which mightallowoperationof the crystalswithout
forcinga responsewhichresultsin spurs. Thiscannotbe donefor the clockrecoverywherethe
frequencyis determinedby the symbolrate, so alternatefilter implementationshouldbe
investigatedfor bothcases.
Signal Path Filters
Severalnarrowbandfiltersexistin the QAMsignalpathwhichareexpectedto affectthe BER
performanceof the system by introducingintersymbolinterference(ISI) distortionthroughgroup
delayripple. The BERsimulationsin the initialsystemstudyincludethe effectsof an HPAoutput
filter, but the implementedDemodulatorhas two additionalfilters. Oneis at the input to minimize
theeffectof theadjacentchannelson thecoarseAGCanditshigh-gainRFamplifier.Thesecondis
after the downconversionto eliminatethe mixingspurs. With the useof "better"Nyquistfilters, it
maybe necessaryto moretightly specifythesefilters. Thepossibilityof removingthe secondfilter
from the signalpath and only insertingit directlybeforeleveldetectingcircuitsshouldalso be
investigated.
ComponentSelection
Widebandtrack/hold(T/H) amplifiersarepresentlyusedthree times in the Demodulator.The
purposeis to "lockin" variouscontrolvoltagesat UWdetectionto avoidfluctuationsdue to envelope
variationsof the QAMsignalduringthe dataportionof the burst. TheproblemwithusingT/HAmps
is their inherentpedestaloffsetand drooprate. Thesensitivityof the system'sBERperformanceto
theseparametershasnotyet beendetermined,but is expectedto be a minorproblem.Futuredesigns
mayneedto use improvedT/Hampsor usefeedforwarddigitalcontrol.
Widebandopampsareusedat thirteenspotsin theDemodulator.Sevenof themdissipatea lotof
power(900mW)but wereusedbecauseof their performancecharacteristics.Newopampsare now
availablewhichwould improveperformancein five locations,requirefewerexternalcomponents,
anddissipatelessthan150mWeach.
TheGatingProcessorandthe UWDetectorin the Demodulatorarepresentlyimplementedusing100K
ECLanddissipateabout6.6Watts. Thepowerconsumptionof the systemaswellas sizecouldbe
reducedby usingECL(orpossiblyhighspeedTTLor CMOS)programmablelogicfor thesetwo
functions.
MIMIC/CommercialComponents
Severalcompanies,includingTRW,are presentlydevelopingmillimeter-wavemicrowaveintegrated
circuit (MIMIC)technologywhichwill provideattractiveopportunitiesto reducethe size of the RF
portionsof the modem/codecsystem.Asoneexample,TRWisdevelopingHBTtechnologywhichhas
definitesizeand unit cost advantagesbecausethe transistorstructuresupportshighyieldsandhigh
integrationdensity. Switches,amplifiers,mixers,and Iogampsare undercurrentdevelopment,and
moreadvancedfunctionssuchasdigital attenuators,I/Q detectors,and linearmixerscouldbe
expectedin the future.
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Summary
RECOMMENDATIONS(continued)
Object
DegradationImplementation
DecoderImplementation
CoarseAGCDesign
Nyquist Filters
Ringing Filters
Signal Path Filters
ComponentSelection
Chan 
Amplifier IP3, HPA filter
Use more gate array technology
Settling time
Topology
Tighter specifications
Spur-free
Specs and system topology
New components
Use programmable logic
Use MIMIC where possible
Improvement
Measurement accuracy
Power dissipation
Acquisition speed (preamble Length)
Material cost, complexity
BER performance
Acquisition speed, BER performance
BER performance
Performance, space and power
Size and power
Size and cost
CONCLUSION
In order to achieve 2 bit/s/Hz bandwidth efficiency along with implementation simplicity and power
efficiency for the Uplink, a modulation/coding format of 4x4 QAM with rate 3/4 FEC coding was chosen.
The special test equipment is very near completion with only a few performance discrepancies that need to
be resolved. The demodulator portion is at the beginning of the integration phase so complete performance
results are not yet available. The 8-state Viterbi decoder portion of the POC system is completed and
performs very well with a worst case BER degradation of 0.2 dB from theory. It is known, however, that
several major sources of degradation in BER performance and acquisition time exist and that power
consumption for the POC system is high. The actual performance of the system and the individual impact of
each portion of the system will be available at the conclusion of the program.
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ABBRE V I AT IONS USED IN BRIEFING
• ACI adjacent channel Interference
• ADC analog to digital converter
• AMTD Advanced Modulation Technology DeveloDment
• ASIC aDpllcatlor, specific integrated circuit
• AWGN additive white Gausslan noise
• BER blt error rate
• CCI co-channel Interference
• codec coder/decoder
• DAC also D/A digital to analog converter
• DBT detected baud transitions
• ECL emitter COljDled logic
• LUT lookup table
• MCD multi-channel demultlplexer and demodulator
• MMIC monolithic microwave Integrated circuit
• modem modulator demodulator
• PCB printed circuit board
• POC proof-of-concept
• SAW surface acoustic wave
• SBW sub-burst window
• TDMA time division multiple access
• UW unique word
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OVERVIEW
• OBJECTIVES
• PHASES
• REQUIREMENTS
• PROOF-OF-CONCEPT MODEL BLOCK DIAGRAM
• PROOF-OF-CONCEPT MODEL PHYSICAL CONFIG.
• PERFORMANCE OF POC MODEL
• CONCLUSIONS OF PROGRAM
• RECOMMENDATIONS FOR FUTURE
OBJECTIVES AND PHASES
OBJECTIVES:
• Develop a proof-of-concept uplink modulation system which
will significantly Increase the bandwidth efficiency of a
TDMA uplink system
• Maintain present performance levels (i.e., QPSK power and
bandwidth efficiencles)
• POC model should exhibit potential for low weight and
power consumption
PHASES:
• Refine preliminary design
• Develop preliminary design
• Build and test breadboard
• Plan, specify, and fab POC model
• Test POC model and establish POC
• Product assurance
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REQUIREMENTS
SALIENT REQUIREMENTS FROM RFP:
• Bandwidth Efficiency > 2 bits/sec/Hz
• Implementation loss < 2 dB
• 1 dB degradation in 20 db ACl or CCI
• "rDMA burst mode with preamble < 100 bit periods
• Throughput > 200 Mbps
DERIVED REQUIREMENTS:
• 8PSK modulation
• Nyquist filter with rolloff factor of 0.2
• CCl spec requires forward error correction coding
• Mostly digital mechanization for eventual ASIC design
The combination of 8PSK modulation and >2 bits/sec/Hz drove the
design of the Nyquist filter to one specified to have a rolloff factor
of 0.2. This filter when built and tested was found to produce too
much intersymbol interference and was abandoned for a design
with rolloff factor of 0.4.
Preamble is limited to 100 bit periods of the uncoded bit period of
5 ns for a maximum preamble length of 500 ns or 40 8PSK
symbol times at 12.5 ns per symbol.
For 8PSK modulation, the required maximum degradation of 1 dB in
-20 dB CCI drove the requirement for forward error correction
coding. In this contract, the funding was not sufficient to
develop the proposed codec so the codec was limited to a paper
design during the preliminary design phase.
The mechanization of the demodulator is digital starting from the
output of the ADCs which quantize the outputs of the quadrature
phase detectors. This approach is amenable to an ASIC
replacement in the next phase of development.
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SIMULATIONS OF DEMOD PERFORMANCE WITH DRIFT AND CCI
L0-2
"" "_"t-_ oUncoded OPSK
E]O_eod w/drift
_'_ "_. z_Demnd u/dr _ft&CCI
10-3 ._
_t_, '_"- .\
tO4+ ,m,,_,,,m, "_'_
l()-5 \_,
,o. L'L
10-7 ...................
g 18 |1 12 13 14 15 16
EblNo (d6)
At BER equal to 5 E-7, degradation from theoretical for -20 dB CCI is seen
to be about 2 dB. This drove the requirement for forward error correction
coding.
SIMULATIONS OF DEMOD AND DECODER PERFORMANCE
WITH DRIFT AND CCI
tO-2
I0-i_
I() .1
B
[
R
1()-5
E]Decoder & "Ideal" Oe_od
i r_ z_Oecoder & [/emod u/dr_ft
\ "_-_ _[lecoder & I)emod w/dr t ft&CC]
9 19 ll 12 13 I_ I5
_b/No (d6)
The simulated codec (to be shown in some detail below)
produces 5 dB improvement in AWGN and, in the
presence or EEl, the degradation is only I dB.
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BANDWIDTH AND POWER EFFICIENCIES OF MODULATION
SYSTEMS
10
9
8
7
6
I"
Bits/Sechlz 5
4
3
2 !
1
0
Shannon /
Capacity Bound
r=log2(l + I'b/'No1") /
/ M-PSK Filtered to
7 1.2 liz/Symbol/Sec
BER = SER/iog2(M) = 10 .6
Eb/No (dB)
Note that with coding, 8PSK system is both more
power and bandwidth efficient than uncoded OPSK
which satisfies the requirement for both
bandwidth efficiency and to"maintain present
performance levels",
r=capacity/occupied bandwidth
16 QAId and 16PSK were both considered but were
rejected as requiring a more complex modem.
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SPECIFICATIONS OF POC MODEL
PAR -'_ M[: ] [:R _1 I Jt J I:S [ ._PI (" NO
PREAMBLE AND BURST STRUCTURE
>, y :,, >.
st¢ *¢_ .,¢< .¢¢
FIL_XE_T_ Y_
SltW
- 4,.
The sub-burst window (SBW) is used to measure the BER in only a selected
portion of the burst. Its position within the burst and length are adjustable.
8,000 symbol bursts shown only for example; test equipment can generate
any length bursts up to 80,000 symbols
The unique word is eight BPSK symbols for high noise immunity.
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SIGNAL SPECTRA SHOWING CO-CHANNEL AND
ADJACENT-CHANNEL INTERFERENCES
LOWER ACI DESIRED SIGNAL UPPER ACI
I I I I I
to- 144
fo-96
_FREO
,N\\\\N
fo-48 fo t'o+48 fo.96 fo* 144
Center frequency, fo, specified as 3.373056 GHz + 1.5 KHz
ACI spacing shown to achieve the design goal of 2 bits/sec/Hz
with arolloff factor of 0.2
A block diagram of the ground and
satellite system is shown on the
following page. The seven different
shadings are shown to signify the
physical chassis in which the
functional unit is located within the
POC model and STE. The heavy
diagonal hatching (plus the rain
fade) illustrates those elements
which would be in a full system but
were not implemented in the POC
model stage because of time and/or
budget limitations.
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BLOCK DIAGRAM OF GROUND AND SATEI.LITE TDMA TEST SYSTEM
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QUADRATUREMODULATOR
c -c_p._,: I LLT
Three bits of Gray coded data are applied as addresses to the sine
and cosine LUTs. The LUT contents, which are the projections
of the modulation symbol in the I andQ axes, are applied to a
pair of DACs and then to the quadrature balanced mixer to
produce the spectrum shown on the following page. A highly
accurate modulator can be produced since compensation for
non-ideal behavior of the balanced mixers can be included in
the LUT.
MODULATOR OUTPUT SPECTRUM
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MECHANICAL CONRGURATION OF NYQUIST FILTERS
9 Pole Dlelectr-lc RebonaLo; FilLer
Z- _CErt_tlpC r_ES_rA-_T_ c>mc
SCnEW
The or'igina] Nyquist tilter" design was to produce a roi]orr
factor or 0.2 (excess bandwidth or 20?0) but when tested, too
much inter'symbol interrer,ence r'esu]ted. The r,ollorr ractor,
was incr'eased to 0.4 where a satisractor,y eye-pattern was
obtained.
The nine po]e tilter shown above was compr,ised or tour- dua]
mode and one sing]e mode dielectr'ic resonators to produce
the square-root Nyquistresponse. Identical ri]ter'swere
used in both the modu]ator'and demodu]ator. In addition, an
inver'se sine function equa]izer" in the tr'ansmitter and
amplitude and gr,oup de]ay equa]izer's in both tr'ansmitter and
r'eceiver" uti]izing simi]ar" resonators were used.
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TRANSMITTER FILTER OUTPUT SPECTRUM
The transmitter spectrum is shown above where the
previously displayed modulator spectrum has been
equalized by the inverse sinc and then passed through the
transmitter square-root Nyquist filter with a 0.4 rollofr
factor.
RECEIVER FILTER OUTPUT SPECTRUM
The output of the receiver filter shown above displays the ful!
Nyquist response with 0.4 rolloff factor
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CONSTELLATION OUTPUT AT RECEIVER
QUADRATURE DETECTOR
The 8PSK constellation at the output of the receiver
quadrature detector as displayed on the HP 8980Avector
analyzer. It is at this point that the I andQ signals are
digitized and applied to thedigital PLL. Note that the
constellation at this point is normally still spinningat a
rate equal to the difference frequency between the
received carrier and the LO. However, rot the purposes of
producing this constellation display, it has been despun by
using a coherent LO
i
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EYE PATTERN AT "r' SIDE OF QUADRATURE DETECTOR
The eye patterns using the rolloff factor of 0.4 are open at the
point of sampling.
EYE PATTERN AT "Q" SIDE OF QUADRATURE DETECTOR
79
FEATURES OF THE DIGITAL DEMODULATOR
CARRIER ACQUISITION CHASSIS
Clock generator is locked to the recovered symbol clock and drives the
sampling of the I and Q ADCs once per symbol.
A RAM LUT was used instead of a ROM since a ROM with the necessary
access time (less than 5 ns) was not available when the design was
started. The RAM is downloaded from the ROM when the system is
started. Its contents are the arctangents of the addresses formed by the
I and Q data words.
BAUD CALCULATOR
The first order carrier PLL despins the constellation. The PLL gain is 1/8
during the carrier acquisition portion of the preamble and decreases to
1/32 during modulation when it tracks the incoming carrier modulo 45
degrees. The value 0.5 is added to the phase error at the phase
correction summer to rotate the phase error samples by 22.5 degrees.
This numerically adjusts the decision boundries so that the symbol
decision can be made by simply truncating the phase error samples to
its three most significant bits.
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FEATURES OF THE DIGITAL DEMODULATOR (CONT.)
BAUD ACQUISITION CHASSIS
Detected baud transitions are applied to a threshold and phase
compared with the output of a numerically controlled oscillator running
at a nominal four samples per cycle. A detail of the baud acquisition is
shown in the following diagram. It has two independent first order PLLs
which track the two test bursts. The baud acquisition exploits the phase
continuity of the symbol clock between bursts of the same access to
predict the phase change between bursts from the same access. In
principle, such a scheme can improve the burst efficiency by eliminating
the need for clock transitions to appear in the preamble of each burst. In
practice, this scheme needs a "training burst" for each access (probably
on a super-frame basis) to correctly initialize the phase predictor. The
training burst was not implemented during the POC model phase which
probably explains the degraded performance as the bursts were
shortened.
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SYMBOL CLOCK ACQUISITION
CLOCK PHASE
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BIT ERROR RATE VERSUS Es/No IN AWGN FOR LONG AND
SHORT BURSTS
10-2
10-3
i0-4
P_
W
© 10-5
i0 6
10-7!
Data from "ACCEPTANCETEST DATA 5-24
--iI-'- theoretrca?
Jr --I,-- longburst
_._.-._,m--- shortburst
_t • L_J L__t_ _L_IEJ
I0 20 30
B/NO (a_)
Displayed above s the BER versus the Es/No. The leftmost curve
is the theoretical curve for Gray coded 8PSK, The next curve
to the right is the measured curve of the POC model when
using long bursts (about 90% of the frame). The rightmost
curve is the BER for a burst length of about 46% of the frame.
The degradation during shorter bursts is probably due to the
poor performance of the phase predictor.
BER VERSUS ES/NO IN CCI
Datafrom
10-2
_o-3I"-
10 -4 _........
: :::::--_"."T_!
lO -8_ ,
I0
"ACCEPTANCE TEST DATA 5-24"
'iii-I theoretical
longburst
-20 dB COl
--I-- -25 dB COl
20
EsINo (dB)
The relatively insensitive behavior of the BER in CCI is probably
due to the implementation loss being high enough to mask the
effect of CCI. Recall that the CCI degradation predicted from
computer simulations at -20 dB CCI was 2 dB at BER equal to
5E-7 while the measured degradation is only about 1 dE}.
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INPUTSPECTRUMTORECEIVERWITH+20dBACI AT _+112 MHz
The original spacing between adjacent channe]swas to be
96 MHz based ,_n the rollorr factor of 0.2 However, since
satisfactory filters could not be built with this steepness
in the transition band, the correct spacing for the litters
with arolloff factor of O.4is 112MHz. The above spectral
display shows two 20 dB ACI signals spaced by 112MHz
The deep cusps between the spectra indicate little leakage
of the ACI power into the desired signal
BER VERSUS Es/No IN ACI FOR 112 MHz SPACING
L_
m
10 2,
10 3,
_0 4,
10 5,
10 6 ,
10-7,
10 8
_ _ :::._::_
Lt r"
0
Data from "ACCEPTANCE TEST DATA 5-24"
_ theoretical
long burs:
ACI=0 J6 _,r=112 riHz
ACI=S ,:B mf:112 rIHz
---tl-- ACI:I{ _,:.IBt_f:112 rlHz
20 _'J L
EslNo [dB)
As predicted from the spectral display, until the ACI exceeds
15 dB, small degradation is experienced.
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INPUT SPECTRUM TO RECEIVER WITH +10 dB ACI AT_+96 MHz
Shown here is the spectral display with the ACI at + 96MHz but
still using the Nyquist filter with rolloff factor of 0.4. As
expected, since the transition band skirts are much less
steep, the ACI power leaks into the desired signal to such an
extent that the cusps between the spectra are completely
filled in even with the ACI at only 10 dB.
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As expected, the degradation in ACI for the 96 MHz spacing is
very large. The obvious conclusion is that to realize the
target bandwidth efficiency with the coded 8PSK, it is
necessary to use a Nyquist filter with a 0.2 rolloff factor. We
believe that such a filter can indeed be realized using a
properly equalized SAW device at a center frequency of about
280MHz. Several iterations of the filter mask may be
required to achieve the desired response and this contingency
should be planned for.
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SIGNIFICANT BIT 8PSK TO 3-TUPLE MAPPING
Due to budgetary limitations, the coding portion of the AMTD POC
model was only produced as a"paper design". Its features will
be outlined in the next few panels.
While the POC model used Gray coding of the symbol
constellation for improved noise immunity, the constellation
coding shown above would be used with our FEC system. The
coding shown is called significant bit 8PSK to 3-tuple
mapping and results in a combined modulation and FEC system
which can be set partitioned as follows:
The lsb(the rightmost bit) if it is a 0 signifies one QPSK
constellation while if it is a 1, signifies the otherQPSK set
rotated 45 degrees to the first. Similarly, within eachQPSK
set, the msb (middle significant bit) signifies one of two
BPSK sets. The Msb (Most significant bit) signifies which of
the BPSK states is sent. The decoder uses this knowledge of
the set partitioning to decode the symbol starting with the lsb
and using that information to decode the msb and,
finally, uses the lsb and msb information to decode the Msb.
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ENCODER SYSTEM
The encoder system shown above takes into account the minimum
Euclidean distances (E.D.)between the transmitted phase
states. Since the lsbs select between adjacent OPSK
constellations which have the smallest E.D., they are encoded
with the most powerful code, a shortened 73 bit BCH code of
rate 44/72; indicated above as the Code C encoder. The msbs
select between alternative BPSK sets within the QPSK sets.
Since the BPSK sets have a larger E.D,, Code B, which encodes
the msb is a lower power Hamming code of rate 63/-72. The
Msb, since it selects between antipodal states, is uncoded. The
overall coding rate is aproximately 5/6. The bandwidth
expansion is 6/5 which when combined with the 200 MHz
uncoded data rate yields 240Mbps (coded). Using 8PSK with
3 coded bits per symbol and the targeted adjacent channel
spacing (using the 0.2 rolloff filter) of 96 MHz, obtains the
target bandwidth efficiency of 200/96=2.08 bits/sec/Hz.
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DECODER SYSTEM
C De.ce, der -_pj It D_:oder _
_3 itlta
72 hal* I" ........
_,t_h I_I trmclor
72 hh*
72 ,li_a
A block of 72 8PSK symbols are input from the demodulator to a
cascade of buffers each 72 symbols long and 16 bits wide. The
input rate is 80 Msps or 240 Mbps (coded). The lsb extractor
estimates the lsb sign and soft decision weight from the channel
data and passes this infomation to the C Decoder. The C Decoder
performs a soft decision block decoding on the lsb data according
to the Tanner Algorithm B (reference 1). The Tanner algorithm has
the advantage of a lower computational complexity and is amenable
to a highly parallel decoder circuit architecture compared to the
traditional BCH hard decision decoders such as those using the
Berlekamp-Massey algorithm. The C Decoder will "almost always"
correct four errors in a block and can correct up to eight errors.
The channel data along with the lsb decisions are passed to the msb
extractor. The lsb decisions are also buffered for use by theMsb
extractor. The msb extractor estimates the signs of the block of
msbs and passes them for decoding in the hard decision B Decoder
which is a modified Hamming decoder correcting one error per
block. The lsb and msb decisions along with the channel data is
passed to the Msb extractor for hard decisions on the block of Msbs
The lsb, msb, and Msb data is serialized and output from the output
buffer at 200Mbps(uncoded). The performance of this decoding
system was shown on a previous page. It produces about 5 dB
coding gain in AWGN at an output BER of 5e-7.
Reference 1 R. M. Tanner, "A Recursive Approach to Low Complexity
Codes", IEEE Transactions on Information Theory, VOL. IT-27, No. 5,
Sept. 198t
9o
SUMMARY
• CONCEPT OF THE POWER AND BANDWIDTH EFFICIENT
SATELLITE DEMODULATOR HAS BEEN PROVEN WITHIN
THE BUDGETARY CONSTRAINTS OF THE PROGRAM
• BANDWIDTH EFFICIENCY COULD BE DEMONSTRATED
(I.E., ACI SPEC MET) THROUGH FILTER IMPROVEMENTS
• POWER EFFICIENCY COULD BE DEMONSTRATED (I.E., BER
SPEC MET IN AWGN) THROUGH IMPROVEMENTS IN CLOCK
RECOVERY LOOP AND FILTERS
• DIGITAL PORTION OF THE SATELLITE DEMODULATOR
COULD BE REALIZED IN TWO GATE ARRAYS PLUS SOME
MEMORY CHIPS, ANALOG PORTION COULD BE GREATLY
REDUCED IN SIZE AND WEIGHT BY UTILIZING SAW
FILTERS AND AN MMIC QUADRATURE DETECTOR
• CODEC PERFORMANCE WITH DEMOD IN CCI PROVEN BY
SIMULATION
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RATE 8/9 CODED 8-PSK SYSTEM FOR DOWNLINK APPLICATIONS
Russell Fang, Mark Kappes and Susan Miller
COMSAT Laboratories
Clarksburg, Maryland 20871
ABSTRACT
An advanced Coded Trellis Modulation (CTM) System which achieves a 2 bits/s/Hz
bandwidth efficiency at an information rate of 200 Mbit/s while minimizing
satellite power requirements, has been developed for downlink earth station
applications. This CTM system employs a high-speed rate 8/9 convolutional
code with Viterbi decodin E and an 8-PSK modem. The minimum Euclidean distance
between the modulated waveforms corresponding to the information sequences are
maximized in order to maximize the noise immunity of the system. Nyquist
filters with square-root 40 percent roll-off are used at the transmit and
receive sides of the modem in order to minimize intersymbol interference,
adjacent channel interference, and distortion at the nonlinear satellite power
amplifier. The use of coded system here also minimizes the effects of
co-channel interference. The developed performance of the hardware system has
been measured to achieve within 1.5 dB from theory at a bit error rate of
5 x 10 -7 over an additive white Gaussian noise channel.
The Viterbi coder subsystem operates at an information rate of 200 Mbit/s and
a channel rate of 225 Mbit/s without usin E parallel processing and is believed
to be the highest speed, high code rate Viterbi coder ever built in the
world. This coder required the development of 16 special hybrid circuits to
realize the 16 add-compare-select (ACS) operations necessary for decoding the
16 state convolutional code with the Viterbi algorithm. These ACS hybrids can
operate at a speed as high as II0 MHz. Due to excessive power dissipation,
forced air is required for cooling. To minimize power dissipation and the
cooling requirements, these ACS hybrid circuits are now being replaced by ECL
gate-arrays with lower power dissipation. Each ga_e-array chip contains two
ACS circuits, and hence a total of 8 is needed rat_r than 16. No forced air
will be necessary. These ECL gate-arrays have achieved a clock speed ranking
from 120 MHz to 150 MHz. The gate-array upgrade version of the coded 8-PSK
system will be completed in the Summer of 1989.
PRECEDING PAGE BLANK NOT FILMED
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PROGRAM OBJECTIVES
To develop an advanced coded trellis modulation system which achieves a 2
Bit/s/Hz bandwidth efficiency at an information rate of 200 Mbit/s while
minimizes satellite power requirements for downlink applications.
Specifically, to develop a rate 8/9 high speed Viterbi FEC codec, a
burst-mode 75 MBaud 8-PSK modem, and the associated special test equipment
(STE).
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PERFORMANCEGOALS
The key performance goals of the coded 8-PSK system are summarized into the
table below.
£aE_EIEE
PERFORMANCE GOALS
COAL
INFORMATION RATE
8-PSK SYMBOL RATE
BANDWIDTH EFFICIENCY
CHANNEL BANDWIDTH
FEC CODE RATE & TYPE
DF_L'ODER TYPE
GUARD TIME BETWEEN BURSTS
PROB. OF MISS AND FALSE UW DETECTION
BURST TO BURST VARIATION
200 MBPS
75 MSPS
2 BIT/S/Hz
100 MHz
8/9, CONVOLUTIONAL
VITERBI @ 75 MHz
10 usec
<1 X 10 -8
10 dB
BACK-TO-BACK MODEM/CODEC PERFORMANCE 2 dB FROM THEORY @ 5 X 10 .7
OVER AWGN CHANNEL
DEGRADATION DUE TO CCI @ C/I=20 dB <1 dB@ 5 X 10 "7
DEGRADATION DUE TO ACI @ ACI = 20-dB <1 dB @ 5 X 10 -7
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SYSTEM OVERVIEW
CODED 8-PSK SYSTEM SYSTEM DESCRIPTION
Input information bits at 200 Mbit/s are converted by the serial-to-parallel
converter into 8-bit words at 25 MHz. These 8-bit words are encoded by a rate
8/9 convolutional encoder followed by a 3 to I parallel-to-serial converter.
Thus, these output 3-bit words are at a speed of 25 x 9+3 = 75 MHz. Each of
these 3-bit word is mapped by an octal mapper into one of the 8 phases fq_
transmission by an 8-PSK modulator at 75 Msps.
CODED 8-PSK SYSTEM
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TRELLIS REPRESENTATION
The output of the modulator can be represented by a trellis. To maximize the
system noise immunity, the convolutional encoder and the octal mapping
function are optimized to maximize the minimum Euclidean distance between the
code word sequences at the output of the modulator rather than merely the
minimum Han_ing distance between the algebraic code words at the input of the
octal mapper. To further simplify the codec implementation a time varying
code is selected, which is composed of three subcodes of rate 3/3, 3/3, and
2/3 each.
TRELLIS OF RATE 8/9 CODE
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8-PSK MODULATOR
The 8-PSK modulator employs a quadrature modulation structure. The shaping
filters are realized in the baseband. To minimize intersymbol interference
and adjacent channel interference, 40 percent square root Nyquist filters are
employed.
GENERATION OF CODED OPSK BY THE USE
OF A QUADRATURE MODULATOR
r=8/9
FILTER J - /
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8-PSK DEMODULATION
The received coded 8-PSK signals are coherently detected into in phase and
quadrature components by first recovering the carrier. Nyquist filters with
40 percent roll off are then employed to match filter these two components.
After symbol timing, UW and AGC are obtained, these two quadrature components
are sampled and quantized into 5-bit words for V[terbi decoding.
DEMODULATOR
--_ DATA
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VITERBI DECODER
The Viterbi decoder takes the 5-bit I and Q components from the 8-PSK
demodulator and performs the following functions: (i) branch metric
calculation for each branch leading into each code state, (ii) adding branch
metric to the path metric leading into each code state, comparing them, and
selecting the largest cumulative path metric as the new state metric, and
(iii) path memory traceback for recovering the corresponding information
sequence.
MAXIMUM-LIKELIHOOD VITERBI DECODER
J
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PERFORMANCE SIMULATION
Performance of the rate 8/9 coded 8-PSK system has been simulated for various
channel conditions including: (i) AWGN channel, (£i) a single nonlinear
satellite channel, (iii) three contiguous nonlinear satellite channels, and
(iv) a single nonlinear satellite channel with co-channel interference. In
all cases, 40 percent roll off square root Nuquist filters are employed.
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Viterbi decoding is an implementation of maximum likelihood decoding
for convolutional codes. The output of a maximum likelihood decoding of any
sequence of received symbols, y, is that sequence of transmitted symbols,
x', which maximizes the conditional probability:
x' = x m if Pr(xm]Y)> Pr(xm,ly ) for all m'=m (I)
This rule will result in minimum probability of error. Equivalently, the
logarithm of the probability can be maximized, since the logarithm is a
monotonically increasing function. If the symbols are independent, the
logarithm of this joint probability can be decomposed into the sum of the
logarithms:
in Pr(x[y) = _ in Pr(xitYi) (2)
Thus, maximum likelihood decoding of independent symbols is performed by
finding the set of symbols, xi, which maximizes this sum of conditional
probabilities. The convolutional coding system used here is based on a finite
state machine and can therefore be represented by a trellis diagram. Because
the eneoder has finite memory, the summations in (2) do not have to be taken
over a set of sequences that increases exponentially without bounds over
increasing sequence length. Instead, each sequence can be considered as one
path through the trellis diagram. Whenever two or more paths merge in the
same state, only the best path needs to be followed. Thus, rather than
forming an unlimited number of summations over all possible sequences, there
need be only a finite number of summations, one for each state.
The ¢onvolutional encoder used in this application implements a
periodically time-varying code, with a period of three symbols. The first
symbol is formed from two information bits, while the second and third symbols
are formed from three information bits. This gives a total of 8 information
bits forming three octal symbols, for an overall rate of 8/9. The four bit
memory of the encoder implies 16 possible code states. Notice, too, that the
MSB of each output symbol is identical to one of the information bits; this
bit is referred to as uncoded. The introduction of the uncoded bits through
the encoder is one of the factors that allows the decoder design to depart
from that of a conventional Viterbi decoder.
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Rate 8/9 Time-varying Convolutional Encoder Block Diagram.
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The encoder output symbols are mapped into 8-PSK modulator input
symbols in such a way as to maximize the Euclidean distance between them. As
mentioned previously, one bit of each symbol is uncoded, in the sense that it
does not affect the state of the encoder. Under mappinE, this bit selects
between antipodal symbols. The large Euclidean distance between the uncoded
bits is sufficient to decode the points without additional error protection.
However, decoding of the uncoded bits leads to a new design complexity. While
these bits are simply decoded by a binary hard decision as in BPSK, the axis
on which the decision is made is not known by the decoder a priori. There are
four possible decision axes corresponding to the two lower bits of each
symbol. The BPSK hard decision must be made after the Viterbi processor
determines the two lower bits of each symbol.
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8-PSK Mapping of Encoded Symbols.
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Considering the four bit convolutional encoder finite state machine
operation, the rate 8/9 code can be represented by this 16-state trellis
diagram. Any sequence of symbols can be represented as a path through this
trellis diagram. One full period of the periodically time-varying code is
shown. On two of the code steps, there are four possible paths into each
state, while on the third step there are two possible paths into each state.
Actually, each of the branches on the trellis is a double branch, since two
different information sequences, differing in the uncoded bit, can lead to the
same state transition. The maximum likelihood decoding procedure for this
code selects the best of the four inputs into each state as each symbol is
received and resolves the double branch issue as a BPSK decision using the
path information selected from the trellis decoding. During the time-varying
steps of the trellis decoding process, the hardware control multiplexes
different inputs into the state processors that correspond to the branch
metrics for the related encoder transitions.
Trellis of Rate 8/9 Code.
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The hardware implementation of the Viterbi decoder is divided into 8
major functions. These are:
• branch metric calculator
• hard decision lookup
• metric novmalizer
• ACS processor
• 3-step traceback
• main traceback
• hard decision memory
• encoder inverse
The functions are Erouped into circuit boards according to the board packagin E
technology used. The different technologies are :
• ECL wirewrap
• Microwlre
• TTL wirewrap
I SYSTEM..... I :ECLWTREWI_PTIMING '& CONTROLl : '
t !
SOFT- ' ::_ : : ....
I _J N I :1 METRIC !,_/! ACE l i .I 3-STEP I
METRIC J_NORMALIZER _ PROCESSOR _TRACEBACK I
O_ CALCOLATO"!:l'. ]ii!il I:i I I
8PSK II ,, .......... / ' • I PATH IMEMORY"
DEMODI I -| HARD I I HARD I { rNnnDEel I BUFFER &
I:1 DECISION_ DECISIONI*-I[NVER-6_:I*--iMAINTRACE-
LOOKUP ] I ME-O.VI I I I BACK
DECODED
DATA
Viterbi Decoder Block Diagram.
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For independent symbols over an AWGN channel, the branch metrics are
linearly related to the log of the conditional probability :
BM(x,$£) ~ in[Pr(xfl{) ] ~ (Z - x) 2
where Z is the received symbol vector and x is the transmitted symbol vector.
These branch metrics are the inputs to the ACS processor. The uncoded bits
are decoded by a simple binary antipodal decision, called a hard decision,
since the uncoded bit is used to select antipodal symbols. The correct axis
to use for the binary decision is not known until the other two bits in the
symbol are decoded, so all four possible decisions are made on the input
vector and these decisions are stored for later use.
The branch metric calculation and hard decision operations are both
performed in parallel by a simple table lookup in the decoder. The table is
formatted so that it automatically selects the closest of the pairs of
symbols. There are four six bit branch metrics and four sets of 1 bit hard
decisions for each (I,Q) input vector from the demodulator.
I INPUT
Q INPUT
BRANCH METRIC 0
METRIC 1
,
METRIC 2
dETRIC 3
HARD
Branch Metric and Hard Decision Lookup Block Diagram.
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The state metric calculator is the heart of the Viterbi decoder, and
must operate at the received symbol rate. It consists of 16 Add-Compare-
Select (ACS) units, one for each code state. Each ACS unit has four branch
metric inputs and four corresponding state metric inputs. The state metric
output of each ACS unit connects to the state metric inputs of four ACS units,
in the same interconnection pattern as shown in the trellis diagram. Because
the code is time-varying, during the rate 2/3 code step only two sets of
inputs are used, while on the rate 3/3 code steps all four inputs are used.
The ACS units have additional inputs which are used to disable the unused
branch and state metric inputs during the rate 2/3 step. These ACS units
compute the accumulated path metrics (state metrics) by adding the branch
metric inputs to the corresponding state metric, and selecting the minimum
(most likely) as the new state metric for that state. The ACS units also
output a binary code at each symbol interval, indicating which of the input
branches was selected. This branch select information is used by the
traceback circuits.
State Metric Calculator Block Diagram.
107
Each ACS unit has four high speed adders operating in parallel which
add the state metric input values to the corresponding branch metric input
values. These four path metrics are then compared and the minimum is chosen
and sent to the output of the device as the new state metric. The comparison
is performed by six comparators, which perfoznn all pairwise comparisons of the
four path metrics in parallel. The selection is performed by two levels of
basic gates which operate directly from the comparator outputs. The ACS unit
also provides a binary output indicating which of the four input branches was
chosen. The ACS unit operates at the symbol rate.
The AMTD Rate 8/9 decoder was originally designed with an ACS unit
that was fabricated as a high speed ECL hybrid circuit containing 22 100K ECL
devices with two-level metal interconnect, controlled impedance lines, and
thin film terminations.
A recent modification to the AMTD Rate 8/9 decoder included the
conversion of the ACS unit design into a monolithic high speed ECL gate
array. This new ACS unit will be incorporated into the state metric
calculator and will improve the overall power consumption of the system, as
well as provide greater timing margin to this time critical portion of the
system.
'i i{i{? i!
1 _-_0 _I _I -_F-_ -_F-_I_ 3
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ACS Unit Block Diagram.
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The state metrics accumulated by the ACS units would naturally tend to
grow larger in value over time, eventually overflowing the finite arithmetic
capacity of these units if some precautions were not taken to prevent it. A
eonm_only used technique to prevent overflow subtracts some value from all of
the state metrics periodically. This procedure is called normalization.
Ideally, the minimum state metric value is found and subtracted from the
others, so that the minimum becomes zero, but this is impractical foc high
speed implementation since the task of finding the minimum from 16 state
metrics is quite difficult at high speeds.
In this design, an arbitrarily selected metric is subtracted from the
others, a procedure more suited to high speed implementation. This technique
is not optimum, since the dynamic range of the state metrics is doubled, but
it involves far less hardware complexity than the traditional method. The
subtraction is done to the branch metric inputs, rather than in the ACS
operation, thus removing the subtraction from the time critical paths, and
reducing the number of subtraction circuits required.
8RANCH
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Normalization Block Diagram.
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The ACS Processor board is a high speed (75 MHz) design that
implements the normalization and state metric calculation functions. It
incorporates 16 large ACS ECL units in a highly interconnected network. The
circuit requires a large surface area while the high speed operation
requirement places severe limitations on the length of the interconnecting
signal wires. To overcome this problem, half of the parts were placed on each
side of a Microwire board so that the surface area that the wires need to
traverse is effectively cut in half, thus reducing the length of the wires to
a distance which supports the critical operating speed requirement. Mierowire
technology supports surface mount technology, and provides a controlled
impedance environment and reduced signal crosstalk.
Two-sided ACS Processor Board Layout.
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The traceback, or the path memory, is the final step in the decoding
process. Starting at an arbitrary state, the most likely path is traced
backward in time a finite number of symbols. This gives an estimate of the
most likely state sequence, from which the information bits can be derived.
The unique design employed here divides the traceback operation into
two stages. The first stage, performed at the symbol rate uses the branch
selection outputs from the ACS units. For this process the ACS branch select
outputs are transformed into a best predecessor state and processed by the
three-step traceback circuits. There are 16 three-step traceback circuits,
one for each code state. They have low complexity, and operate easily at the
symbol rate. The output of these 16 circuits is the best predecessor to each
state over 3 steps. These best predecessor state results are fed to the main
traceback, which operates at 1/3 of the symbol rate, allowing the use of TTL
and CMOS circuitry.
The main traceback circuit completes the traceback function by finding
the best estimate of the sequence of encoder states for some finite path
history. This circuit processes three code steps at a time. The unique
design not only allows the main traceback to operate at 1/3 of the symbol
rate, but it also reduces the number of processing stages by a factor of
three. Each stage of the traceback finds the best predecessor state to the
state number input to that stage. The main traceback circuit uses a pipelined
architecture to perform the traceback in real time.
From AC3
4-- 75 Mhz
Main Traceb_ck
25 Mhz --b
To Encoder ]nveese
Traceback Partitioning.
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The encoder inverse uses the information from the main traceback and
the hard decision memory to derive the best estimate of the information bits.
The coded bits are obtained from the estimate of the encoder state sequence by
combinatorial algebraic processing. The encoder inverse uses the state
sequence to select the appropriate bits from the hard decision memory, which
gives the estimate of the uncoded information bits.
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Encoder Inverse Block Diagram.
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Performance of the rate 8/9 Viterbi decoder was measured at an
operating frequency of 75 MSPS using a specially developed digital noise test
set which simulated an AWGN channel with an ideal modem. As shown in the
performance curve, the rate 8/9 time-varying convolutional decoder is capable
of providing a BER of 10 -6 at an Eb/No of 10.6 dB, assuming a perfect
modem. This compares favorably with uncoded 8PSK which requires approximately
14 dB to give the same error rate performance.
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8-PSK MODULATOR
The 8-PSK modulator receives the three bits from the encoder and maps these
bits into the proper level to obtain the correct carrier phase. This results
in one of four levels which appear at the I and Q channel data filter inputs.
These four level signals are filtered with a square root 40% raised cosine
filter which also employs x/sinx equalization. These signals then modulate
quadrature components of the IF carrier. The signals are then combined,
filtered, amplified and passed throuEh an IF switch used for burst mode
operation.
D_t_ I I I
E_°_[ I I F-" L-l
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DATA FILTER ROLLOFF SELECTION
Selection of the data filter rolloff characteristics for the coded 8-PSK
system was based on computer simulations through a nonlinear channel with
adjacent channel interference. Assuming a code rate of 8/9 and an information
rate of 200 Mbit/s, the resulting 8-PSK symbol rate is 75 Msymbols/s. The
adjacent channels are assumed to be at I00 MHz spacing to give the required 2
bits/s/Hz bandwidth efficiency. Results of BER vs Eb/No performance
simulations of the 8-PSK modem under these conditions with raised cosine
filters of varying colloffs is shown below. The choice is between 33% and 40%
rolloff, since each performs better in one segment of the Eb/No range. The 40%
rolloff filter was selected due to ease of implementation and its slightly
better performance in the range of Eb/No where actual operation is anticipated.
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OVERALL DEMODULATOR BLOCK DIAGRAM
The demodulator receives the incoming IF signal at 140 MHz, removes level
variations through the use of automatic gain control (AGC), recovers the
carrier and clock references, demodulates the 8-PSK signal into quadrature
paths, and provides 5 bit soft detected data to the decoder. Burst timing
information for the various demodulator functions is received from the special
test equipment. The major components of the demodulator are shown in the
block diagram below and will be detailed further in the following charts.
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CARRIER RECOVERY FOR 8-PSK
The carrier recovery circuit shown in block diagram form below, must recover a
replica of the transmitted unmodulated carrier from the 8-PSK spectrum with
low phase jitter. The circuit must be capable of operation in burst mode and
handle IF frequency offsets of ±25 KHz. Additionally, the stability of the
absolute phase reference must be maintained to a high degree due to the
sensitivity of 8-PSK to phase offsets.
The basic principle of operation for the carrier recovery is a modified
decision feedback structure. The incoming IF is first doubled, which maps the
eight phase states of the signal into only four phase states. This greatly
simplifies the decision feedback implementation, since the multipliers are now
+I rather than the 8-PSK values of +0.383 and +0.924. Once the modulation is
removed, the signal is passed through a narrow band filter embedded in an
automatic frequency control (AFC) loop. The AFC is used to keep the recovered
carrier signal in the center of the filter passband thereby reducing phase
offsets due to frequency variations. The AFC loop functions in a track and
hold mode for burst operation. After division by two, the phase of the
carrier reference is adjusted by an automatic phase control (APC) circuit
which monitors the receive eye patterns and maintains the phase at the correct
value. The APC also operates in burst mode via a track and hold circuit.
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SYMBOL TIMING RECOVERY
Symbol timing recovery is accomplished by taking advantage of the envelope
fluctuations introduced by bandlimiting of the 8-PSK signal. After bandpass
filtering, the IF is frequency multiplied by two and the clock component
extracted by the narrow band filter. An ECL comparator then converts the
signal to the proper ECL level for distribution to the data detection circuits.
8an,:I_ass
Fiter
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DEMODULATION AND DATA DETECTION
The demodulator shown in the block diagram below first separates the data into
two quadrature paths using the recovered carrier. The resulting baseband
signals are filtered by square root 40% raised cosine filters to obtain the
multilevel eye patterns and then sampled by a 6 bit flash A/D converter.
These digitized wavefornns are then processed to obtain the U and V decision
feedback values as well as the AGC and APC control values. The five most
significant bits are passed to the unique word detector for unique word
detection and phase ambiguity removal before entering the decoder
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RECEIVE EYE PATTERNS AND PHASE STATE SCATTER DIAGRAM
The top photo below shows one of the two receive eye patterns from the 8-PSK
modem. Also shown is the phasestate scatter diagram which was obtained using
the receive eye pattern test points to drive the horizontal and vertical
inputs of a high speed oscilloscope.
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MODEM SELF TEST BER PERFORMANCE
Performance of the modem hard decision BER is shown in the curves plotted
below. Data was taken for continuous mode, and burst mode with lon E and short
bursts. Also shown for reference is the 8-PSK ideal performance curve.
2O
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CODED SYSTEM BER AND UW MISS TEST SETUP
Performance of the coded 8-PSK system was measured usinE the test setup shown
below. Data for the eight parallel 20 Mbit/s channels were generated in the
STE which also encoded the data. Noise was added at the IF and the C/N was
then measured using a separate calibrated filter. BER was measured at the
decoder output on one of the eight received channels by the HP BER receiver.
The digital noise test set was used for convenience to select which of the
channels was to be measured. Unique word misses and bursts transmitted were
measured using standard frequency counters for determination of unique word
miss rate.
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BER vs. Eb/N o WITH FREQUENCY OFFSET
BER vs Eb/No Performance of the coded system is shown below for frequency
offsets of zero and ±25 KHz. Frequency offset of the IF signal can result in
phase offsets in the carrier recovery loop if left uncorrected.
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BER vs. Eb/N o WITH IF INPUT LEVEL VARIATION
BER vs Eb/No performance of the coded system with input IF level variation
over the specification range is shown in the figure below. In general, 8PSK"
will be more sensitive than QPSK to level variations due to the multilevel
nature of the quadrature eye patterns.
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CODED SYSTEM BER PERFORMANCE
The curves below illustrate the overall coded system BER vs Eb/No performance
in an AWGN channel for nominal and worst case operating conditions. Also
shown for comparison is the codec performance data taken using the coder
digital noise self test setup. As can be seen from the figure, the modem
introduces approximately 1 dB of implementation loss.
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ABSTRACT
We describe a bandwidth-efficient constant-envelope Proof-of-Concept (POC) modem
developed on an Advanced Modulation Techniques Development contract for NASA/Lewis
Research Center. The POC modem employs 16-ary Continuous Phase Frequency Shift
Keying (16-CPFSK) modulation. The 16 frequencies are spaced every 1/16th baud rate
which produces a compact spectrum allowing 2 bits/sec/Hz operation. The modem is
designed for 200 mb/s TDMA application with i00 mHz adjacent channel spacing.
Overall rate 3/4 convolutional coding is incorporated. The demodulator differs
significantly from typical quadrature phase detector approaches in that phase is
coherently measured by processing the baseband output of a frequency discriminator.
Baud rate phase samples from the baseband processor are subsequently decoded to
yield the original data stream. The method of encoding onto the 16-ary symbol-
ending phase nodes, together with convolutional coding gain, results in near QPSK
theoretical performance. The modulated signal is of constant envelope; thus the
power amplifier can be saturated for peak performance. The spectrum is inherently
bandlimited and requires no RF filter for sidelobe containment. Two novel
theoretical techniques are used in this 16-CPFSK modem: I) Coherent phase
measurements are obtained by processing an FM discriminator baseband output; II)
Modulation is accomplished via a closed-loop-linearized VCO.
*Work performed for NASA/Lewis Research Center on Contract NAS3-24681
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BASIC BLOCK DIAGRAM OF MODEM
This figure shows a very basic level block diagram for the 200 Mbps TDMA modem Proof-
of-Concept modem investigated by Harris Corporation on the Advanced Modulation
Technology Development contract with NASA/Lewis Research Center.
BASIC MODEM BLOCK DIAGRAM
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MODEM ERROR RATE PERFORMANCE
The figure shows the Bit Error Rate Performance predicted for the Harris TDMA Modem
compared to QPSK performance.
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MODEM SPECTRUM
Here is the spectrum for the Harris 200 Mbps TDMA Modem. The symbol rate is 72.73
MHz.
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OBTAINING COHERENT PHASE FROM A DISCRIMINATOR.
A discriminator outputs #'t) where _(t) is the signal's phase modulation.
Integration of _'t) recovers the desired signal, _(t). Implementation of the
integration has several practical problems: I) Integrator output can grow without
bound; 2) Initial phase, #(0), must be determined; 3) AGC is needed on the baseband
signal. Regarding problem i), fortunately, we need only know phase Mod-2_. Thus the
growth problem is avoided by integrating Mod-2_. How can such an integrator be
implemented? It is essential only that we obtain _(nT), phase at baud time
intervals. An integrator yielding _(nT) can be implemented as a T-interval
Integrate-and-Dump (I&D) sampled by an A/D which feeds a digital accumulator that
rolls over Mod-2_. The I&D is actually a lowpass Half-Nyquist filter in this modem,
but the conceptual picture remains useful.
Problem 2)--acquiring initial unknown phase, _(0), is handled by first observing
for each baud time, the phase error to the closest one of the 16-CFFSK phase nodes
(Mod-2K) equally spaced in the accumulator. This phase error is filtered by a
lowpass loop filter whose output is subtracted from the accumulator input. The
initial phase error, _(0), appears as a DC component of the error and is eliminated
by the baseband loop. Frequency offset ( DC offset from the discriminator ) also is
eliminated by this baseband loop, the equations for which are identical to those
for a PLL.
d ¢ (t) = Instantaneous
A cos ( coo t + _(t) )l FM "d'_t'" Frequency
"1
/ i---&C-¢-UMU--L-&TQK
+, I I+ "
INTEGRATE & DUMP
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LINEARIZED VC0 MODULATOR
The figure below shows the closed-loop-linearized VCO modulator. The baseband
filter output is applied through a feedback summer to the VCO. F(s) is a wideband
loop filter. The output of the VCO is immediately converted back to baseband by the
discriminator (DISC) and subtracted from the baseband input modulating signal to
generate a correction signal in the closed loop. The VCO is thus modulated with
small error between the baseband modulating signal and the output of the DISC. If
the modulator DISC is identical to the demod DISC, this modulator linearizes the
baseband signal path through the modem's VCO/DISC combination.
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BRIEF DESCRIPTION OF MODULATOR OPERATION
As shown in the figure below, incoming data is split into 3 parallel bit streams.
The 2 MSBs are passed unaltered to modulator MSB positions. The LSB bit stream is
coded by a rate 1/2, K=7 convolutional encoder. The 2 resulting coded branch bits
go to the 2 LSB positions of the modulator. The 4 bits produced by this encoding
process specify one of 16 symbol-ending phases (Mod-2K) from the 16-CPFSK
modulator. Half-Nyquist filtering is employed at the VCO baseband on 16-ary
impulses to produce the IF signal at the modulator.
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16-CPFSK PHASE NODES AND CODING STRATEGY
The figure below shows the 16-CPFSK symbol-ending phase nodes, along with the
mapping of coded 4-bit groups onto them. Any set of 4 adjacent phases contains all 4
rate 1/2 code branches and has good distance structure. This fact forms the basis
for our decoding strategy, which is: (I) Retain only the 4 phase nodes nearest the
received coherent phase measurement; (2) then let the Viterbi decoder determine
which of these 4 phases is most likely to have been transmitted; (3) The 2 modulator
MSBs (which we call "tagalong bits") associated with the decoder's decision are.
output as 2 of the decoded bits; (4) The third bit decision is the data bit decision
made by the decoder. These 3 bits form the total output data bit stream.
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BRIEF DESCRIPTION OF DEMODULATOR OPERATION
At the demod the IF signal is filtered and passed to the discriminator (DISC). The
DISC baseband signal is Half-Nyquist filtered and sampled at symbol rate by an 8-bit
A/D. The Half-Nyquist filter completes shaping begun at the VCO, producing an
overall Nyquist response to 16-ary impulses from VCO baseband to discriminator
baseband. The A/D samples feed the accumulator, whose output is _(nT). These
coherent measured phase samples feed a Viterbi decoder for demodulation of the
original 3 data streams.
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IMPLEMENTATION PROBLEMS
BASEBAND NOISE SOURCES :
Baseband noise sources must be carefully controlled. The A/D Converter's quantizing
noise is 42 dB below signal power. To keep other sources of broadband noise small
relative to this irreducible quantizing noise, the baseband SNR needs to be 50 dB
or greater. At present, our Signal Combiner chassis is a source of unacceptably
high levels of broadband noise. We currently are bypassing the Signal Combiner to
isolate other problems.
BASEBAND NONLINEAR DISTORTION:
The nonlinearity from VCO baseband input to Discriminator baseband output needs to
be 1% or less. For a cubic nonlinearity, this translates to a requirement that
Third Order Intermod Distortion (IMD), as measured by a two-tone test, be at least
45 dB down relative to the desired tones. This is difficult to achieve. At one time
we had achieved these levels of IMD. After buttoning up some of the equipment into
the chassis, the IMD levels rose to 30 to 35 dB down. At this writing we believe we
have discovered the source of this problem and we are working to remove it. We
believe that this totally unacceptable level of IMD is a major source of our 5xi0-3
irreducible error rate.
BASEBAND LINEAR DISTORTION:
With the 16-ary modulation used on this modem, the linear amplitude and group delay
distortions must be carefully controlled. By careful adjustments of the baseband
filters, we believe this source of difficulty has been largely controlled. The
amplitude response is flat to within 0.i to 0.2 dB and group delay distortion is
less than 1 nsec out to the Nyquist band edge.
SUMMARY:
We believe that the major problem we currently are fighting in removing our 5xi0-3
error floor is the baseband nonlinearity problem. At one time we had this parameter
under control -- having produced -45 dB IMD. Our currently observed -30 to -35 dB
IMD is totally unacceptable and we believe we will reduce this again to acceptable
levels shortly.
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HIGH SPEED HARDWARE DEVELOPMENT FOR FDMA/TDM SYSTEM
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Department of Electrical Engineering
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Toledo, Ohio 43606
Abstract
In satellite communications systems incorporating small
earth stations, the application of multiple-access
techniques of single channel per carrier/frequency division
multiple access (SCPC/FDMA) in the uplink, on-board
switching and time division multiplexing (TDM) in the
downlink is significantly effective in improving satellite
transponder utilization and reducing the required effective
isotropic radiated power (EIRP) in both the earth stations
and the satellite. A conceptual block diagram of the
multicarrier demodulator is shown in Figure i.
For FDMA/TDM conversion, the uniformly spaced FDMA
channels have to be separated which can be accomplished with
a transmultiplexor. After separating these channels, they
are demodulated using a QPSK demodulator. The
transmultiplexor is implemented with the aid of a
commutator, bank of polyphase filters and discrete Fourier
transform (DFT) implemented via FFT.
Development and advances in the area of VLSI and digital
systems can be exploited for the development of a
transmultiplexor and QPSK demodulator. Goals for designing
the architecture for the transmultiplexor and QPSK
demodulator are that the system should meet real time signal
processing requirements of the future satellite systems and
should consume very small amount of power. In this work we
design the architecture of this transmultiplexor and the
demodulator by pipelining all the modules namely commutator,
filter bank FFT and the internal modules of the QPSK. The
architecture is designed for the case of 800 channels each
having a bandwidth of 45 KHz and a bit rate of 64 Kb/s. In
this case each module will have (1/45 KHz=22.22 micro
seconds) 22.22 micro seconds to complete computation.
This research is partly supported by NASA grant NAG3-799 and
NAG3-865.
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A uniform channel filter bank consists of a polyphase
filter bank, phase shifter, DFT block and multiplication by
a constant. This uniform filter bank is shown in Figure 2.
The polyphase filter bank will require 800 9 tap FIR filters
and a 1024 point FFT operation.
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Filter banks can be implemented using 800 different 9 tap
FIR filters. The amount of required hardware will be
prohibitive for our application because of size and power
requirements. A multiplexed 9 tap FIR filter architecture
has been designed which will meet the speed requirements.
This structure utilizes RAM's to store data and tree
structure for multiplication and add operations as shown in
Figure 3.
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In order to meet the speed requirements of this system, a
pipelined FFT structure has been designed. This structure
has i0 stages with dual memories in between the stages. It
is capable of performing 1024 point complex FFT in 22.22
micro seconds which is the pipeline speed of this system.
The structure is shown in Figure 4.
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A FFT multiplexed butterfly arithemetic element has also
been designed and is shown in Figure 5. The data flow
through this arithmetic element moves according to specified
pipeline speed. This element also performs parallel
arithmetic operations.
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Fiqure 5: FFT Muxed Butterfly Arithmetic Element (MAE)
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A TDMA frame consists of guard bits, preamble, unique
word and data bits. The demodulator has to process the
preamble, unique word and data bits to recover the message.
A block diagram of a QPSK demodulator is shown in Figure 6.
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Figure 6: QPSK Demodulator
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Preamble processing involves the carrier acquisition and
timing acquisition modules. A tree structure based module
has been designed for the preamble processing which computes
the carrier phase and symbol timing. The hardware structures
for various demodulator modules are shown in Figures 7 to
ii.
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Fi qure 7
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A CO-DESIGNED EQUALIZATION, MODULATION AND CODING SCHEME 1
Robert E. Peile
University of Southern California
Los Angeles, CA 90089-0272
1) Outline
This article reports on work being performed under a Nasa-Lewis Research grant (No. NAG3-
982) into a scheme that attempts to combine the advantages of certain coding, modulation and equali-
zation techniques in order to remedy well-known disadvantages with the individual techniques. The
work should be seen in the context of much of the recent research and progress made in the bandlim-
ited channel over the last ten years. The commercial impact and technical success of Trellis Coded
Modulation seems to illustrate that, if Shannon's capacity is going to be neared, the modulation and
coding of an analogue signal ought to be viewed as an integrated process. More recent work, includ-
ing this project, has tried to press beyond the gains obtained for Average White Gaussian Noise and
combine the coding/modulation in with adaptive equalization. The motive is to gain similar advances
on less perfect or idealized channels.
This work has split into several different areas. One important area is for a single point-to-point
communications link for which it is assumed that the channel changes slow enough for the
transmitter to be aware of the channel response function. Under these conditions, the transmitter can
apply "pre-equalization" and pre-filtering to the signal prior to transmission. It seems clear that, under
these conditions, the least complexity solution to this problem is not the traditional solution of plac-
ing all the processing at the receiver [refs. 1-6]. Another important area, that of this paper, looks at
the case of multipoint transmission over variable quality, diverse channels, i.e. when the transmitter
can not simultaneously pre-process a signal to be optimal at the input to each and every modem. In
fact, both areas are encouraged by results due to Price [ref. 7]. This proved that, under high-power
conditions, an "ideal" Decision-Feedback Equalizer followed by a code designed for the AWGN
channel could achieve capacity. This result raises two immediate questions:
i) What is the difference between "ideal" and "non-ideal" Decision-Feedback Equalizers?
ii) How can the performance of "ideal" Decision-Feedback Equalizers be better approximated?
Section 2 reviews the definition of a DFE and the cost of non-ideal performance. In Section 3, we
describe helical interleaving and a property of this scheme that basic to our system. In Section 4, we
describe the coding and modulation schemes selected for the system. The target base constellations
are 32 point PSK and 256 point QAM and the codes are derived from the Barnes-Wall lattice
[refs. 14,18]. In Section 5, we pull the ingredients together and describe the entire system. It must be
stressed that that the entire system is seen as more than the sum of the parts; the components rein-
force each other. Section 6 discusses the results of simulations for simpler models. Section 7
presents conclusions.
2) Decision-Feedback Equalizers
The system to be described revolves around an improved used of coding in systems using a
Decision Feedback Equalizer(DFE). In these equalizers, a channel baud is detected via a two-fold
process:
1 1 This work was supported under NASA-Lewis Research Grant No. NAG3-982.
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i) by applying a transversal filter to channel samples taken at times up to and including the time of
the present baud.
ii) by applying a transversal filter to the decisions as to the previously transmitted bauds.
The first process is known as the feedforward section and the latter as the feedback section. Fig-
ure 1 shows such an equalizer. For both sections the taps to the transversal filter are adjusted so that
the combined effect of the system is to remove the effect of the channel transfer function and to pro-
duce decisions as to the transmitted bauds. For reasonably stationary channels the taps are adjusted
(or "trained") and then left fixed. For more time-varying channels, various algorithms exist for con-
tinuous adjustment, ranging from the low complexity LMS algorithm to the more complex Kalman
algorithm. The LMS algorithm is suitable for slowly varying channels (actually channels for which
the eigenvalue spread of the covariance matrix is small) and the Kalman algorithm is suited for more
adverse channels. Hybrid schemes have also been used. The importance of the feedback section has
long been understood in relation to several classes of channels. It is of most value when the channel
destroys information as well as distorts the signal, for example when a deep spectral null appears on
the channel. The decision feedback section, being non-linear, is capable of re-introducing some
amount of this lost information that a linear system, operating on the received signal, can not. Fig-
ures 2, 3 and 4 (taken from [ref. 8]) show some performance results of a DFE versus a linear equal-
izer that employs feedforward alone. Figure 2 shows the channel response of three channels. Figure 3
shows the performance of equalizers without decision feedback ("linear feedback" means that a sec-
tion contains the unquantized outputs). Figure 4 shows the performance of a DFE on the two worst
of the three channels. Clearly there are some channels for which the non-linear decision feedback
section is critical for communication.
One recognized drawback with DFEs is that of error propagation; when the DFE does produce
an error in the detection of the transmitted baud, this error is fed back through the feedback section,
providing an erroneous input to several successive symbols and possibly producing further errors in
-the detected bauds. This can cause performance to be degraded relative to that of correct symbol
feedback. In Figure 4, performance curves show the effect of using detected data rather than correct
data can result in degradation of at least 2dBs. This is the issue that the proposed system attempts to
address. Other authors have addressed this question [refs. 4,5,9] from different perspectives. One
might consider solving this problem by adding error correction between the symbol detection and the
feedback register (point A in Figure 1). This transpires, at least in the form suggested, to be impracti-
cal and/or disappointing in practice. The reason is simple. The correction either involves excessive
delay before corrected data is available for input into the feedback section or the code selection is
limited to codes of short length and, consequently, limited performance. Fortunately, helical interleav-
ing can remove this dilemma. It is easier to describe helical interleaving as stand-alone technique
prior to adapting it to the equalization problem. This is done in Section 3.
3) Helical Interleaving
In this system the above limitation is removed by using the time scrambling inherent in all inter-
leaving and, in particular, a property of a type of interleaving known as helical interleaving, see Fig-
ure 5. This interleaving was invented by Tong and Berlekamp of Cyclotomics. It was used by them
for forecasting correlated digital error bursts to a Reed-Solomon decoder [ref. 10]. The salient
feature of helical interleaving is that every symbol of a codeword is immediately preceded by a sym-
bol that is either in an earlier codeword or is a synchronization symbol. It remains to describe the
interleaving. We will describe it by example.
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Consider interleaving a code with a block length of eight symbols. To each codeword we attach
another synchronization symbol, giving a total block length of nine symbols. Figure 5a shows several
codewords with the attached symbol S. The numbering reflects the time ordering of the symbols
leaving the encoder and prior to the action of the interleaver. (Note that the sync. character
represents the symbol numbers divisible by nine). At the interleaver, the codewords are written down
the columns of an array as shown in Figure 5b. When complete, the rows of the array are read out
and transmitted. Figure 5c gives the transmit sequence of a few rows. Note that consecutive symbols
of a codeword are separated by precisely 8 symbols. At the receiver the process is reversed, i.e., the
rows are filled in with the received data and complete columns ending with 'S' are read out. In fact,
the entire interleaver and de-interleaver process can be made symmetric.
A symbol c received from the channel is said to "have a prediction" if the proceeding channel
symbol is either:
(i) a symbol from a codeword that is decoded earlier than the codeword to which c belongs;
(ii) a synchronization symbol.
Inspection of Figures 5b and 5c exposes a major advantage of Helical interleavings; every symbol
has a prediction. For channels that have heavily correlated error statistics, this is ideal; if a symbol is
in error, the following symbol is highly likely to also be in error. If a symbol is known to be in
error, the following symbol can be treated as an erasure (for more detail see [ref. 11].) However, we
will be adapting this property for a different purpose in Section 5.
4) The Barnes-Wall Lattice and System Coding
4.1 Introduction, encoding and synchronization
An overview of coding for the bandlimited channel is outside of the scope of this paper. A
selective list of references are given [refs. 12-18]. There are, in essence, three basic elements that
have to be examined prior to the addition of any coding. These are:
i) An infinite set of lattice points in the complex plane. We think of these as containing the coded
signaling constellation if we were not limited to a peak power constraint.
ii) A finite set of these lattice points that lay within the region that we can signal. For example, on
a non-linear channel, we have rn regularly spaced points on a unit circle giving rn-ary PSK. On
a linear channel, we can select a finite set of m points placed on or within a circle of radius r.
For example, Figure 6 shows 64-QAM, a set of 64 points arranged in a grid. The grid is obvi-
ously a subset of an infinite grid or checkerboard.
iii) A labeling of the finite set of points that reflects the squared Euclidean distance between pairs of
points.
The exact way in which a finite subset of points is "punched out" of an infinite grid varies from
case-to-case and can lead to greater or lesser performance gains. This parameter is often called "the
shape gain". Since the principles of the present system do not relie upon the exact number of points
or the exact shape, we have not optimized this aspect; this can, to a large extent, be done at a later
date. This project is targeting two constellations. The first is 32-ary PSK. The second is 256 point
QAM. For the QAM case, we have concentrated upon a square grid of 256 points (8 channel bits
per modulation symbol). A circle containing 256 points from a square grid would produce additional
gain in terms of average SNR. Given a base constellation, the next essential is to give it a labeling
that reflects the Euclidean distance between the points. Although there have been many generaliza-
tions, Ungerboeck's [ref. 12] labeling by set-partitioning is the simplest to understand. For PSK, the
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labeling is relatively intuitive, amounting to a clock order around the circumference. For QAM, the
labeling is only slightly harder, [ref. 14]. For example, in Figure 6, 64 QAM points are labeled 0-63.
The labeling is constructed so that the least significant bit is the most error prone, the second most
least significant bit is the next most etc. To be more precise, if the minimum squared Euclidean dis-
tance between any two distinct points in the square is dm2in and two points agree in the first k least
significant bits, k _> 0, then the minimum distance between the points is > 2k.d2in. Alternatively, the
constellations selected by specifying the least k bits of a modulation baud have superior distance and
performance properties as k increases, the gain being at least 3dBs per increment of k.
With the constellation and labeling fixed, we are ready to add coOing. We are going to use a
particular example derived from the Barnes-Wall lattice of complex dimension 8 and real dimension
16 and written as BW(16), [refs. 14,16,18]. By definition, the Barnes-Wall lattice is a an application
to a square grid constellation. However, the same coOing scheme can be used for PSK, i.e. encoded
integers can be used as to select PSK points using mapping by set-partitioning. Data is entered in a
n by 8 array, where n _>3. The first row only has 1 data bit, the second row only has 4 data bits and
the third has 7 bits. The remaining n-3 rows are fully occupied by data bits. The first row is com-
pleted by setting all the row entries equal to the data bit in that row. This is a (8,1;8) codeword. The
second row is completed by taking the 4 bits in that row, encoding them into a (8,4;4) Reed-Muller
codeword and placing the cooeword into the second row. The third row is completed by adding an
eighth bit that makes the third row entries add to an even entry, a codeword from a (8,7,2) code. An
example is given in Figure 7. The columns of the array are regarded as integers. Hence the digital
encoding gives a sequence of eight integers. Each of these integers selects a unique constellation
point using a set-partitioning labeling. For a square grid labelled by set-partitioning we get points
from BW(16), the Barnes-Wall lattice [refs. 14,18]. For a PSK system, the encoded integers can still
be used to select constellation points but the process does not give Barnes-Wall lattice points. In
either case, a cooeword can be regarded as sequence of 8 complex constellation points and every
sequence of eight constellation points is not necessarily a codeword.
A BW(16) lattice using n rows contains (n-3).8 + 12 = 8n-12 bits of data spread over 8 modu-
lation symbols, e.g. 52 bits for n = 8. This allows the nominal gain of the lattice (for large n and
high SNR) to be estimated and normalized for both the redundancy and dimensionality. Unfor-
tunately, the definition of gain differs from source to source. [ref. 16, p. 74] gives the gain as
5.491dBs while Forney [ref. 14] gives the gain as 101og10(215)= 4.5118dBs. BW(16) is the best
known lattice of complex dimension 8 and there is strong evidence [ref. 16] this is the best possible
lattice of this dimension. It was selected for this project as a compromise between ease of decoding
and return in gain.
In this system, we add a ninth synchronization symbol to each lattice point, giving a combined
block-length of nine modulation symbols per block. The ns least most significant bits of the syn-
chronization symbol are set to a fixed pattern and the n - n s most significant bits are used for data
communication. The value of ns is a parameter to be optimized. Obviously, small values are better in
terms of throughput. Higher values are better in terms of training and synchronization performance.
This symbol is used for block synchronization and equalizer training.
4.2 Decoding/demodulation
The description of the decoding/demoOulation for the PSK constellation application is virtually
identical to that of the QAM Barnes-Wall lattice and we concentrate the description upon the latter.
There are various methods that can be used for the demodulation/decoOing of the Barnes-Wall
lattice. The method being implemented is simple but sub-optimal. The process consists of the
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sequential soft-decision decoding of the (8,1;8) (8,4;4) and the (8,7;2) codes. In more detail, suppose
that we receive eight complex points, (r 1,r2r3,r4,r5,r6,r6,rs) and we wish to estimate the point from
BW (16) that was transmitted. The following process takes place:
i) For each received point r i, 1 < i _< 8, we form d(i) = d_i - d21,i, where ds, i is the squared
Euclidean distance from r i to the nearest point ending in a lsb = 8, for 8 = 0 or 1.
i =8
ii) We compute d = _,d(i). If d is positive, we decode the lsbs to (0,0,0,0,0,0,0,0). If d is nega-
i--1
tive, we decode the lsbs to (1,1,1,1,1,1,1,1). Suppose that the decoding decision is that to. i was
sent where to, i is a constant (0 or 1) for all i : 1 _ i <_ 8.
iii) For each received point ri, 1 <_ i < 8, we form c (i) = c_i,t - c2.i,t, where c s,i, t is the squared
Euclidean distance from r i to the nearest point that has its two least significant bits equal to (5,
t0,i) , for _ = 0 or 1. More intuitively, we look for the metrics within the subconstellation of
points selected by placing the lsb equal to the decoded value.
iv) Using the c(i) as metrics, we apply soft-decision decoding to the (8,4;4) code. (This can be
accomplished, for example, by the Hadamard transform [ref. 19]). Suppose that the decoder
decides the secondmost least significant bits are equal to (tl,i j 1 < i < 8), where these form a
(8,4;4) codeword.
For each received point r i 1 < i < 8, we form b (i) b 2 - b 2, -- -- = O,i,t 1.i.t, where b&i.t is the squared
Euclidean distance from r i to the nearest point that has its three least significant bits equal to (5,
l 1,i, gO,i ), for _ -- 0 or I.
We place t2, i equal to 0 if b (i) is positive and 1 otherwise. If the sum of the t2, i is odd, we
locate i min, the value of i for which b (i) is smallest in absolute value, and invert t2,im_.
For each received point r i, 1 < i < 8, we find the constellation point m (i) having the least
squared Euclidean distance from r i subject to the point having its three least significant bits
equal to (t2, i, t l, i, to, i). The sequence of m(i) is the demodulated signal, or, equivalently, the
decoded point of the BW (16) lattice.
5) System Description
From Sections 2, 3 and 4, we are in a position to describe the system and to understand the
motivations for the various combinations of techniques. In 5.1 we describe the process at the
transmitter. In 5.2 the receiver process is described. The notation as to symbol and sample order is
defined in Section 5.1. A system block diagram is shown in Figure 8.
v)
vi)
vii)
5.1 Transmitter process and channel notation
The data is assumed independent and identically distributed (iid) with a probability = 0.5 of a 0
or 1, i.e. it has been encrypted. Data is encoded using the binary codes described in Section 4. We
concentrate the description on the case of 256 QAM. This takes, for a targeted 8 bit per modulation
symbol system, 54 bits and encodes them into 8 labels where each label contains 8 points. A ninth
label is added to each BW(16) lattice point. This ninth label contains n s pre-set synchronization bits
and 8 - n s data bits. Thus, if ns = 2, a total of 60 bits are encoded into a total of nine labels. When
we refer to label number 13, we mean the 13-th label to leave the coding device. Labels are integers.
(Conceptually, we could dispense with labels and regard the encoder output as a sequence of com-
plex constellation points. However, it is implementationly easier to interleave integer labels rather
than complex numbers.) We now helically interleave the labels in the exact fashion described in Sec-
tion 3 and Figure 5. The interleaved stream of labels are used to select complex constellation points
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and these points are transmitted. Point 13 corresponds to the point that is selected by the 13-th label
leaving the encoder. Points are members of the constellation, i.e. they are complex numbers.
5.2 Receiver process
The transmitted points are subject to a convolution with the channel response function and the
addition of Gaussian noise. The resulting signal is sampled at the transmitter at the signaling rate
(this article does not consider fractionally spaced equalizers). The numbering convention reflects the
same numbering of the underlying sequence of constellation points. For example, sample number 13
refers to the sample of the received signal that would, in the absence of any intersymbol interference
and additive noise, correspond to the constellation point selected by the 13-th symbol leaving the
encoder. Sample numbers are complex numbers that might not belong to the constellation. Note that
there is a difference between sample number 13, point number 13 and label number 13. The process-
ing is described assuming that block synchronization (which is a study in its own right) has been
achieved. The broad idea is that there a bank of eight slow DFE equalizers and one fast DFE equal-
izer. The combined complexity, in terms of equalizer operations per bit, is approximately equal to
that of two fast equalizers. The fast equalizer does not enjoy any advantage over that of a conven-
tional DFE (it is also not trusted to be as correct as the slow equalizers). This equalizer processes
the input signal samples in a conventional process. When a non-synchronization symbol is being pro-
cessed, the equalizer tap updates use data-directed mode, i.e. the difference between the predicted
symbol and the received signal sample is used as the error signal to re-adjust the tap values. The re-
adjustment could use any of a wide variety of algorithms but, in fact, we are using the simple LMS
gradient algorithm. The Kalman Algorithm and its various derivatives would be a (high complexity)
alternative. Upon receiving a synchronization symbol, the fast equalizer still uses data-directed mode
but the difference is between the predicted symbol and the closest constellation point that has a label
ending with the pre-set synchronization pattern. Since the sub-constellation of possible
synchronization points has superior distance properties than the entire constellation, the update on
synchronization points is more accurate. The process is seen as two-fold; the synchronization symbols
"snaps the equalizer in" and the other updates try to track the changes.
The slow equalizers work in an iterative fashion. Throughout this description we assume that
the system is giving correct data. In Figure 9, we show the equalizers at the start of a cycle. We will
describe the process for codeword 73-80. The registers to the left are the feedforward part of the
equalizers. They hold channel samples. The labels on the feedforward registers refer to the sample
times with the above notation. Note that each register contains the samples received immediately
prior to and including the symbol that it is attempting to predict. The registers to the right are the
decision feedback registers. They hold decisions as to the immediately preceding constellation
points. It is important to note that the decision registers hold two types of decisions. The shaded
areas of memory refer to the decisions made by the fast equalizer. These are, given the correct
decoder assumption, relatively unreliable. The unshaded areas in the decision registers refer to con-
stellation points that have either been decoded prior to this codeword or which are synchronization
symbols. These are relatively reliable. Consider the iterative procedure. The slow equalizers predict
the constellation points of the codeword. These predictions are corrupted versions of the original
sequence and the decoder is called upon to correct the noise (a non-linear process). The output of the
decoder is, by assumption, the correct sequence of constellation points. For each register, the decoded
constellation point can be compared to the predicted point to get an error signal. Note that this will
be more reliable than the normal data-directed error signal (for example, one of the equalizers might
diverge completely and still be re-trained with the decoded data-directed error signal; this is unlikely
to happen with a single data-directed equalizer). The taps for each slow equalizer are re-trained using
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the decoded data-directed error signals. The decoded constellation points are stepped into the decision
feedback registers, the entire contents and taps of each register are rotated up and new channel sam-
ples are entered into the feedforward sections. This, except for the lowest register, gives the next
stage of the iteration, as shown in Figure 10. The taps for the lowest register are obtained from the
fast equalizer. After the fast equalizer has processed the synchronization symbol, the taps and con-
tents of the equalizer are transferred to the bottom equalizer. With this transfer, the iteration is closed
and we are ready to repeat the process for codeword 82-89, as shown in Figure 10. There are several
points to note:
i) The most important part of the decision feedback cancellation process are the decisions immedi-
ately preceding the present sample. These are the most reliable in this scheme. Note that the
top registers are more reliable than the low registers as they hold less undecoded decisions and
that the undecoded decisions are farther back in time relative to the predicted symbol.
ii) If the channel is varying in time, the taps values of each equalizer can vary from each other.
The decoding process does not imply correlation between register tap values.
iii) In terms of implementation, the registers and taps are not "rotated up" The registers are arranged
as a circular area of memory with a pointer to each area. The "rotation" consists of decrement-
ing each register's pointer modulo 8. The register with the pointer equal to zero has the con-
tents and tap values discarded and replaced by those in the fast equalizer. (Note that, with this
approach, the inputs to the decoder have to be cycled before they are in correct order). Simi-
larly, the equalizer that is going to be discarded is not updated.
There are only seven slow equalizer updates per codeword and only one codeword per nine
channel symbols. There is one fast equalizer update per channel symbol.
iv)
6) Model Results
Before embarking upon this design the principle of helical interleaving and DFEs was investi-
gated using simpler models. In these experiments, one-dimensional PAM wa_ used for modulation.
The channels were assumed stationary and the tap values pre-computed. The channels were taken
from a magnetic recording source [ref. 8] and are shown in Figure 11. They are similar except in
severity. They are referred to as Channel 1 and 3 (Channel 2 was intermediate in definition and
results). The experiments used a (16,5;8) Reed-Muller decoded with soft-decision information via a
Hadamard transform. The performance curves show four lines: the matched filter bound (i.e. the per-
fonnance if no intersymbol interference or coding is present), conventional DFE (no coding and
interleaving), co-designed receiver with corrected feedback (i.e. the full scheme with corrected data in
the decision feedback registers whenever possible) and a receiver that uses interleaving and decoding
but which does not attempt to replace the DFE estimates in the decision registers. The coding results
were penalized by 101og10(17/5 ) - 5.31dBs, i.e. for the utilized redundancy. Figure 12 shows the
results for Channel 1. The straight addition of coding with no corrected feedback does little more
than Conventional DFE once the normalization is added. However, the addition of corrected feedback
makes a considerable difference, even after normalization. The improvement to conventional DFE is
approaching 2dBs with improving SNR. Figure 13 shows the curves for the much harsher Channel 3.
The straight use of coding does not justify the redundancy; the normalized figures are worse than
DFE alone. The addition of coding with corrected feedback and helical interleaving is worthwhile;
even with normalization, there are significant power gains over conventional DFE. Without the nor-
malization penalty, the scheme is working at much lower SNR. Note that the total gain can be con-
sidered as the sum of the coding gain plus the co-designed gain.
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In other experiments, it was observed that the co-designed gain depends on the channel;
different channels cause greater or lesser degrees of error propagation. At worst you get the coding
gain, at best you get considerably more.
7) Conclusions
This is work in progress and present efforts are concentrating upon refining the design and to
implement it on a Motorola DSP56000 Digital Signal Processing system. It is a pleasure to ack-
nowledge the support of Comdisco Inc. in this regard.
However, it seems that the technique will provide superior performance when:
i) The channel has significant non-linearities and/or spectral nulls;
ii) The throughput delay is not a critical parameter;
iii) The transmission is broadcast.
In summary, a technique is presented that appears to offer significant benefits over a black-box
approach to equalization and modulation. The technique is closest in spirit to a technique introduced
by Eyuboglu [ref. 4] and fits into several other attempts to improve upon DFE [refs. 2,4-6,7,9].
References
[1] Kasturia, S., J. Asalanis and J. Cioffi, "Vector Coding for Partial Response Channels," submitted
to IEEE Trans. Info. Theory.
[2] Forney, G.D., Jr. and A.R. Calderbank, "Coset Codes for Partial Response Channels," submitted
to IEEE Trans. Info. Theory.
[3] Perle, R.E., "Coding in Correlated Gaussian Noise," pre-print.
[4] Eyuboglu, M.V., "Detection of Coded Modulation Signals on Linear, Severely Distorted Chan-
nels using Decision-Feedback Noise Prediction with Interleaving," IEEE Trans. Comm. Theory,
Vol. 34, No. 4, April 1988.
[5] Eyuboglu, M.V. and S.U. Qureshi, "Reduced-State Sequence Estimation for Trellis-Coded
Modulation on Intersymbol Interference Channels," submitted to IEEE SAC, Special Issue on
Band-Limited Channels.
[6] Eyuboglu, M.V., "Coding and Equalization," CSI/ARO Workshop, May 1989.
[7] Price, R., "Nonlinearly Feedback Equalized PAM versus Capacity for Noisy Filter Channels,"
Proc. of ICC '72, Philadelphia, PA, June 1972.
[8] Proakis, J.G., Digital Communications, McGraw-Hill, 1983.
[9] Bergmans, J.W.M., S.A. Rajput and F.A.M. Van De Laar, "On the Use of Decision Feedback
for Simplifying the Viterbi Detector," Philips J. Res., Vol. 42, 1987, pp. 399-428.
Tong, P. and E.R. Berlekamp, "Improved Interleavers for Algebraic Block Codes," US patent
4 559 625, December 17, 1985.
[11] Perle, R.E., "Error Correction, Interleaving and Differential Pulse Position," International Jour-
nal of Satellite Communication, Vol. 6, 1988, pp. 173-187.
Ungerboeck, G., "Channel Coding with Multilevel/Phase Signals," IEEE Trans. on lnfo. Theory,
Vol. 28, No. 1, January 1982.
Calderbank, A.R. and N.J.A. Sloane, "New Trellis Codes Based on Lattice and Cosets," IEEE
Trans. on lnfo. Theory, Vol. 33, No. 2, March 1987.
[ 10]
[12]
[13]
156
[19]
[1411 Forney, G.D., Jr.,
lnfo. Theory, 1989.
[15] Sloane, N.J.A., "Binary Codes, Lattices and Sphere-Packings," in Combinatorial
Proceedings of the Sixth British Combinatorial Conference, Academic Press, 1977
Cameron).
[16] Conway, J.H. and N.J.A. Sloane, Sphere Packings, Lattices and Groups, New York, Springer-
Verlag, 1987.
I17] Forney, G.D., Jr., R.G. Gallager, G.R. Lang, F.M. Longstaff and S.U. Qureshi, "Efficient Modu-
lation for Band-Limited Channels,"lEEE J. Selected Areas Commun., Vol. SAC-2, 1984, pp.
632-647.
[18] Barnes, E.S. and G.E. Wall, "Some Extreme Forms Defined in Terms of Abelian Groups," J.
Australian Soc., Vol. 1, 1959, pp. 47-63.
MacWilliams, F.J. and N.J.A. Sloane, The Theory of Error-Correcting Codes, North-Holland,
1977.
"Coset Codes I: Introduction and Geometrical Classification," IEEE Trans.
Surveys."
(Ed. P.J.
I Ch_-ne_l ii__lf_Srward Registe r
Non-Linear
Detector
Decision-Feedback Register
'!1....... If
I TAPS
Predicted Decision
,._ Data-Directed
v Error Signal
Figure i: Decision Feedback Equalizer Schematic
157
O.O0
-6.00
-1200
,_ - t :_.('X)
-2t.O0
f
/
000 0.31 0.63 0.99 1,26 1.57 ).g8 2,20 2.51 2,83 },)4
frequency
a)
0.00
-_)00
-I_O0
-IHO0
- 74 no
-_oo i
000 O:)t 0.63 099 126 1.57 188 2.20 2.5.1 2,83 3.14
_J frequency
b)
000
-600
-12,oo
c.
E -iR O0
-24OO /,
-3000 L _ ,L
0.00 O.3t 0 63 094 ),26 1.5"1 t.88 2.20 2.51 283 3.14
'_ frequency
c)
Figure 2: Channels
158
rI
"I
!0";,_
i
,L
!0-}_
J
.i
-"[-
i
"i
i
LO-_ .
0
O u_iZ'-r
T_n_e_
l
F_. 6--_b1
[l_ne_ )1 _pS m rrJ.nsve,,'_J,equzJiz_r
16 Fe_dfor_zrd_d 15 r,'-'.dbac.k
_s in{i.n_._$Feedbackequa_.z_r
i
Cz_.nnelo(
t S
"i"= _"_ < t ftl:
i l O _J !O 2,5 30 35
..,_R, 4B (10 Iol'r)
Figure 3: Error Rate Performance of Linear MSE Equalizer
Figure 4 :
5 l 0 l $ " 20 25 30 3._
SNR, O.B (10 Iol -r)
,_en'ormanc. _ of _c:sion-(_-back equalizer w_ch and w_c_out error propagation.
159
5a_ Encoded Data plus Sync Stream
1,2,3,4,5,6,7,8, S
10,11,12,13,14,15,16,17, S
19,20,21,22,23,24,25,26, S
28,29,30,31,32,33,34,35, S
37,38,39,40,41,42,43,44, S
46,47,48,49,50,51,52,53, S
55,56,57,58,59,60,61,62, S
64,65,66,67,68,69,70,71, S
73,74,75,76,77,78,79,80, S
82,83,84,85,86,87,88,89, S
91,92,93,94,95,96,97,98, S
100,101,102,103,104,105,106,107, S
5b: Interleaving Array
1,
2,
3,
4,
5,
6,
7,
8,
S,
73,
74,
75,
76,
77
78
79
80
S,
10,
11, 19,
12, 20, 28,
13, 21, 29, 37,
14, 22, 30, 38, 46,
15, 23, 31, 39, 47, 55,
16, 24, 32, 40, 48, 56, 64,
17, 25, 33, 41, 49, 57, 65,
S, 26, 34, 42, 50, 58, 66,
82, S, 35, 43, 51, 59, 67,
83, 91, S, 44, 52, 60, 68,
84, 92, 100, S, 53, 61, 69,
85, 93, 101, 109, S, 62, 70,
86, 94, 102, 110, 118, S, 71,
87, 95, 103, 111, 119, 127, S,
88, 96, 104, 112, 120, 128, 136,
89, 97, 105, 113, 121, 129, 137,
5c: Transmitted Stream (Partial)
8,16,24,32,40,48,56,64,S,17,25,33,41,49,57,65,73,S,26,34,42,50,58,66,
74,82,S ,35,43,51,59,67,75,83,91 ,S ,44,52,60,68,76,84,92,100,S,53,61,
69,77,85,93,101,109,S,62,70,78,86,94,102,110,118,S,71,79,87,95,103,
111,119,127,S,80,88,96,104,112,120,128,136,
Figure 5: Helical example
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ABSTRACT
Research on modulation/demodulation (modem) techniques which leads to improved
power and spectral efficient digital satellite communications systems is proposed. A new
family of digital modems, which enable satellite earth station and satellite transponder
operation with fuTly saturated high power amplifiers (HPA) in an adjacent channel
environment, having an optimized P(e) = f(Eb/No) performance will be introduced and
analyzed.
We propose the study of Superposed-Quadrature-Amplitude-Modulated (SQAM) systems
which have offset and/or coincident transition crosscorrelated and pulse overlapped
baseband signal processors. We will introduce and optimize the performance of a new
generation of _/4-shift SQAM linear modulation techniques for fully saturated power amplifier
and spectrally efficient SATCOM system applications. It is expected that _/4-shift SQAM and
_/4-shift bandlimited QPSK systems will have reduced envelope fluctuations and lead to
reduced spectral spreading. A new class of linear and nonlinear phase transmit and receive
intersymbol-interference (ISI) free filters combined with reduced overshoot power baseband
signal processors is also expected to lead to improved efficiency SQAM digital satellite
transmission systems.
The proposed new generation of SQAM modulated signals is suitable for coherent as well
as for differential demodulation. Differential demodulators have a faster synchronization time
than their coherent counterparts. The performance of our proposed modems will be
compared with the performance of continuous phase modulation (CPM) and trellis coded
satellite modems.
Following the proposed theoretical investigations and computer simulations, hardware
prototypes will be built and tested.
(*) Work funded under Grant No. NAG 3 1007; NASA Technical Officer: J. M. Budinger
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OBJECTIVES OF PROPOSED RESEARCH
Our goal is to improve the power and spectral efficiency and the network flexibility of new
generations of digital satellite and other digital transmission systems. To achieve this goal
we propose to undertake the development and analysis of the following closely related
research tasks:
(a) Introduce and study the performance of a new generation of Superposed-
Quadrature-Amplitude-Modulated (SQAM) digital satellite communications
systems. Research of our crosscorrelated nonlinear-phase ISI free premodulation
filters with reduced overshoot power [1] is expected to lead to an increased spectral
efficiency of about 50% and to a 2 to 4 dB improved power efficiency in a nonlinearly
amplified system. The proposed modem techniques will be optimized in a complex
interference environment, including Additive White Gaussian Noise (AWGN),
Adjacent Channel Interference (ACI) and Co-Channel Interference (CCI).
(b) Introduce and optimize =/4-shifted SQAM and _/4-shifted QPSK satellite modems
operated in nonlinear satellite systems. These bandlimited linearly modulated
systems have a reduced envelope fluctuation and reduced spectral spreading.
_/4-shift SQAM modulated signals may be coherently and differentially
demodulated [2].
In order to reduce the size of the antenna and or to enable operation with smaller, lower
cost earth station high power amplifiers (HPA), new modulation/demodulation system models
will have to take into account high power efficiency requirements. The objective of our
research is to develop a new family of digital modems which will enable satellite earth station
transmitter operation with fully saturated HPA in a closer spaced adjacent channel
environment. Our proposed new system models as well as hardware prototypes are
expected to achieve a good performance without the requirement of complex (and with
present technology frequently impossible) post HPA filters. We propose to have a low-
power-hard-limiting-amplifier (LPHA) before the final HPA amplifier. LPHA devices can be
designed to have a much lower AM to PM conversion than their HPA counterparts.
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Figure 1 (a) Block diagram of a quadrature amplitude modulator
(b) Block diagram of CPFSK modulator
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NON-LINEAR PHASE FILTERS FOR DIGITAL SATCOM SYSTEMS
'" - ..................... Figure 6 Amplitude responsesof sovernl n_mlinear
_' / /"- "\ phas_ lSI-I'ree filters .sing tire following r,jncdo.s
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flittered by |},e filler br Figure 6
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Figure 9: Block diagram of the transmitter of the =/4-QPSK modem systems [2]
,_,(t)
Figure 10 Possible phase states of the =/4 QPSK modulated
carrier at sampling instants. The connections between
two states indicate the possible phase transition.
* T = 2nT s
• t = (2n+l)T s
T s :symbol duration
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Figure 12: Block diagram of the IF band differential detector
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Figure 13: Block diagram of the FM-discriminator.
Module 2_ is used in the threshold detector [2].
174
REFERENCES FOR THIS PRESENTATION
(Limit to two references)
1)
2)
K. Feher, Ed: "Advanced Digital Communications Systems and Signal
Processing Techniques," Prentice-Hall, Englewood Cliffs, NJ 07632, 1987.
C. L. Liu, K. Feher: "Noncoherent Detection of _/4-QPSK Systems in a
CCI-AWGN Combined Interference Environment," Proc. of the IEEE-VTC-
89, April 29-May 3, 1989 (pp. 83-94), San Francisco, CA, May 1989.
175

N92-22011
PROGRAMMABLE RATE MODEM UTILIZING DIGITAL SIGNAL PROCESSING TECHNIQUES
(SBIR-PHASE 1 CONTRACT #NAS3-25336)
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Sunnyvale, Claifornia 94089
PROJECT SUMMARY
The engineering development study to follow was written to address the need for a Programmable Rate
Digital Satellite Modem capable of supporting both burst and continuous transmission modes with
either BPSK or QPSK modulation. The preferred implementation technique is an all digital one which
utilizes as much digital signal processing (DSP) as possible. The majority of this report consists
of outlining design trade-offs in each portion of the modulator and demodulator subsystem and of
identifying viable circuit approaches which are easily repeatable, have low implementation losses
and have low production costs.
TECHNICAL AREAS THAT WERE INVESTIGATED UNDER T}]IS CONTRACT:
- TRANSMIT DSP DATA FILTERS
- TRANSMIT CLOCK SYNTIIESIS
- CARRIER SYNTHESIZER
- DEMODULATOR'S AUTOMATIC GAIN CONTROL
- RECEIVE DSP DATA FILTERS
- SATELLITE LINK RF OSCILLATOR PIIASE NOISE
IMPACT ON CARRIER RECOVERY OF PROGRAMMABLE
RATE DIGITAL SATELLITE MODEMS
- MODEM FREQUENCY CONVERSION AND RECEIVE
SIDE CARRIER SELECTION
- CARRIER RECOVERY
- TIMING RECOVERY AND DATA SAMPLING
Data
CI oc I:
control word
Sequencer
I I I I I
I I Computational I "N" I DAC I
I I I bitsl I
I.... I Filter I--/-- I I-- OIP
I I I I I
I I I I I
---- :'"M" -->"
Figure 1. Transmit Data Filter Block Diagram
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Table I. Number of FIR Coefficients Verses Alpha Factor
Classical Normalized Number Coefficlents
Alpha Transition of Phase Linear
Factor Width Coefficients Requirement
1 0
9
8
7
6
5
4
3
2
1
.5
.45
.4
.35
.3
.25
.2
.15
.I
.05
7 0
7 8
8 8
I0 0
II 7
14 0
17 5
23 3
35 0
70 0
7
9
9
Ii
13
15
19
25
35
71
It is apparent by the data tabulated in Table 1 that as more restrictions are placed on the amount
of excess bandwidth the DSP filter design must be capable of many more coefficients. It should be
noted that Table 1 above is only an estimation and that depending on the values of the coefficients
selected and the quantization level of the design that these estimates may need to be increased.
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Figure 2. Multiloop Synthesizer for Clock Generation
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Figure 3. Direct Numerical Synthesis for Clock Generation
DUAL CONVERSION
Another consideration is the method of modulating the carrier frequency. The simplest method is to
directly modulate the desired IF carrier. In this method the filtered baseband signal is mixed
directly onto the desired carrier and the modulation is complete. A second method, known as dual
conversion, uses a two step approach. In the first step the filtered baseband signal is modulated
onto a fixed carrier, then in a second step an IF synthesizer is used to frequency translate the
modulated spectrum to a particular carrier frequency. Figure __ reveals the modulation process
known as dual conversion. Notice that this method requires an additional mixer and oscillator,
however it does have advantages over the direct modulation method. One quadrature LO need only to
operate at one frequency, therefore the quadrature can be ideal.
Digital l l l I Modulated
data l FIR I _ _ I Analog l IF
..... >I filter _-->_-->_->I filter _ ->l l l BPF l
: I "" " l l
: l
l l
I
I Fixed I l l IF l
I OSC I-- I Carrier l
l l I Svnthesizer :
Figure 4. Dual Conversion Frequency Modulation
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SATELLITE LINK RF OSCILLATOR PHASE NOISE IMPACT ON CARRIER
RECOVERY OF PROGRAMMABLE RATE DIGITAL SATELLITE MODEM
The carrier recovery network used in coherent demodulation of BPSK/QPSK signals must have sufficient
bandwidth to track the phase noise of the down link translated carrier to minimize performance
degradations caused by RMS phase error jitter. On the other hand, the larger this bandwidth the
less signal to noise improvement, i.e., the higher the thermal noise performance degradations at low
Eb/No's. Based upon these conflicting requirements a minimum carrier recovery bandwidth can be
identified which is dependent on the RF frequency band used and the specific carrier recovery
implementation. Once this bandwidth is identified, the respective lower data rate limit can be
identified.
For Ku-Band (14/12 GHz) transmission INTELSAT documents IESS-308 and IESS-405 define worst case
phase noise density masks for earth stations processing digital carriers with data rates up to 2048
KBS. Figures 5 and 6 depict these masks for the spacecraft and earth station frequency converters
respectively. Also shown in Figure 5 is a plot of the composite satellite link. For K. band
operation (30/20 G}[z) the composite phase noise density will be shifted higher by abouta6~8 dB.
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Table 2 from reference {I) depicts the magnitude of tracking errors for a second order loop with
0.707 damping factor.
Table 2
PH,_[-LOCK[O TRACK,NO or PH,_[ Nous[ for A
P_r_[-LocK[o Loot wrrH DAMrINO ( '= 0.707,
AND NOISE BANDWIDTH B= == 0.53W.
Type of Pha,e Noise
Phase.Noise
Spectral De,siry
P/tase Error -- Second-Order
Phase.Locked Loop. (_= 0.707
o.* " Jo I i _7_.)' _"_' ' *"
Frequency flicker k, k, nS k,nS 8.71ko
noise _ _ - (J/o.n),B. _"
White frequency kb 3.70k,
noise _ B,
While phase noise k,. f < jr, k, fh
(|) "Digital Communications By Satellite" by James J. Spi]ker, Jr., 1977 Prentice flail, Inc.,
(Pages 336 through 357}.
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Inspection of the composite satellite link phase noise spectral density
shown in Figure 5 identifies K A and K C as follows:
and
IL -25dB_I i0 )KA = og;0
KA = 3.16
(L -I -86dB )
KC = Ogl0 10
-9
KC = 2.51X 10
(i0 HZ) J
Since the plot shows a lOdB/decade not 20dB/decade rolloff between i00 Hz to 100 KHz, a worst case
value of -74dBc/Hz at 1 KHz will be used to determine K B since this value intersects the composite
curve at the 100 Hz specification point.
TABLE 3
3N {Hz) fH " 25 KHz
lOilz 7.9 X 10-3RAD !
100Hz 7.9 x 10"3RAD
200Hz 7.9 X 10"3KAD
_00HZ 7.9 X 10-3RAD
1000Hz 7.8 X 10-3RAD
200011z 7.6 X IO-3RAD
5000flz 7.1 X IO-3KAD
10000HZ 6.1 X 10-3p_/_
0¢C
fll = 50 KHZ
1.12 X 10"2_
1.12X10"2_I
1.12 X 10-2_
1.12 X 10-2_
1.12 X 10"2_i
1.09 X i0"2_
1.06XI0-2_
1.00X10-2_
fH • i00 Fd[z
1.58XIO'2_D
1.58XI0"2_
1.58 X 10°2_
1.58XI0"2_
1.58XI0"2_
1.58X10"2_
1.54XIO'2_D
1.50XI0-2_D
°cA °(B
5.2 X 10-1_D
5.2XlO-2_D
2.6X10"2_
1.0XlO-2_
5.2 X 10-3_D
2.6X10-3_
l. OXlO-3_
5.2XIO-4_D
1.2X10-1_
3.8X10-2_
2.7X10-2_
1.7X10-2_
1.2X10"2_
8.6X10-3_
5.4Xi0-3_
3.8 X i0-3_
0¢ TOTAL - RHS PHASE JITTER
fH " 25 Ydtz
5.3 X 10-1RAD
(30.6")
[,. 5 X IO-2RAD
( 3.7"]
].83 X 10"2RAD
(2.2")
2.1 X 10-2RAD
( 1.2"1
L.5 X lO-2RAD
( 0.87 °)
1.18 X lo-2m'_
( 0.67 °)
9.0 X IO-3RAD
( 0.51 °)
7.2 X IO-3RAD
{ O.41")
fH " 50 F/Iz
5.3 X IO'IRAD
(30.6")
6.5 X IO'2RAD
(3.7")
3.9 X ]O'2RAD
(2.2")
2.27 X 10-2RAD
(1.3")
1.72 X 10-2_M3
( 0.99 ° )
1.4 X 10"2RAD
( 0.81 °)
1.2 X IO-2RAD
( 0.68 ° )
1.07 X 10"2._UXD
( 0.61 ° )
fH " 100 KHZ
5.3XI0"IRAD
(30.6")
6.63XI0-2_[
(3.8")
4.0XIO-2_D
(2.3")
2.53Xi0-2_
(1.45"}
2.05X10-2_
(1.2")
1.82X10"2_;
( 1.04 °}
1.6XIO-2_E
(0.94")
1.55 x lO-2_ -,
(0.89")
TABLE 3
RHS TRACKIUG PIIASE JITTER BETS,_EEU
P.HCOVERED CARRIER A[_D PSK £TGtlAL
VEP, SUS BN (PLL t|OISE B/,J;DWIDTH)
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MODULATOR IMPLEMENTATION
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Figure 7a. Functional Block Diagram of Direct QPSK
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CARRIER RECOVERY
INTRODUCTION
In general, Digital Satellite Modems are characterized by providing the lowest possible Bit Error
Rate (BER) for a given Bit Energy per Noise Density (Eb/No). Typically these modems are implemented
with robust BPSK or QPSK Modulation and high overhead Forward Error Correction such that error-less
performance can be realized over the satellite link which is characterized with high noise.
In order to support this objective, these digital modems utilize Coherent Demodulation and optimum
detection with low implementation losses. Coherent Demodulation is accommodated by multiplying the
received PSK signal with a locally generated recovered carrier replica. This recovered carrier
replica must have sufficient noise improvement quality and precise phase alignment with the specific
PSK modulated signal being processed in order to support low implementation loss BER degradation.
Since PSK is a suppressed carrier type of modulation, some type of non-linear signal processing is
necessary to regenerate a coherent carrier reference. This process is the topic of this memo and is
referred to as "Carrier Recovery".
lqe initiate our effort in this study area by assessing current and proposed Carrier Recovery
schemes which nre viable candidates for BPSK and QPSK Modulation. Next, we turn our attention
to_;ards the sl:_clfic requirements of the work study, i.e., a Carrier Recovery implementation which:
l) Supports Programmable Data Rates;
2) Operates _ith BPSK or QPSK Modulation;
3) Supports both Burst and Continuous Modes of Operation;
4) Minimizes the constraints on Clock Recovery/Bit Synchronization;
5) Allows for digital filtering techniques prior to data detection;
6) Can be implemented with Digital Signal Processing Techniques as compared to Analog Signal
Processing; and
7) Is viable in _ate]lite communications.
PSK CARRIER
RECOVERY
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CARRIER
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o XN MULTIPLIER
a INVERSE MODULATOR
(REMODUI_TOR)
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TABLE 4
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Figure lOa, Demodulator/Remodulator
Figure 10b. QPSK carrier recovery usinq
reverse modulation and a phase-
locked oscillator. Decision-
directed carrier recovery can be
performed by making hard decisions
as shown in the dashed boxes in the
diagram.
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TDIING RECOVERY AND DATA SAMPLING
INTRODUCTION
The objective of this section is to identify the most favorable Timing Recovery Technique and its
performance attributes which can be utilized by a Programmable Data Rate Digital Satellite Modem
operating in a Multi-Carrier Transponder environment. We initiate our discussion by identifying the
various types of Timing Recovery Techniques which are described in technical literature and used in
digital communications. The operational characteristics and features of each Timing Recovery Scheme
will be presented add a comparison to the study requirements will be made.
A candidate scheme will then be chosen based "upon the one which offers the most favorable
attributes. The performance impact of the candidate Timing Recovery Scheme on Soft Decision Data
Sampling (detection) will also be assessed.
Lastly, viable hardware design techniques which utilize DSP Technology will be described for the
various functions required in the implementation of the technique. This is concluded with an
overall implementation diagram of the proposed IIardware Timing Recovery approach.
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MULTI-USER SATELLITE COMMUNICATIONS SYSTEM
USING AN INNOVATIVE COMPRESSIVE RECEIVER
Edward J. Staples
Amerasia Technology, Incorporated
Westlake Village, CA 91361
ABSTRACT
There is a need for an on-board simultaneous multi-channel
demodulation system for a satellite communications system. Studies
indicate that Convolve-Multiply-Convolve (CMC) filtering with surface
acoustic wave (SAW) dispersive delay lines will eliminate the neces-
sity of on-board satellite channelized filters or complex Fourier
transform processors. The reason for choosing the CMC technique is
its ability to perform Fourier transformations in a shorter time with
less space and power consumption than digital Fourier transform pro-
cessors.
Each ground terminal in this multi-users communications system
is remotely located and operates independently, and hence a method of
synchronizing the transmission of these users is presented which uti-
lizes the existing Global Positioning Satellite (GPS) system. Each
ground user is equipped with a low cost ground terminal that has a
synchronization subsystem attached to it.
The system design of an on-board Multi-channel Receiver and
Demodulator utilizes Quadrature Phase Shift Keying (QPSK) as the mod-
ulation technique. This technique provides the best figure of merit,
i.e. the lowest transmitter power requirement per communication chan-
nel.
This work supported by NASA Lewis Research Center,
Contract No. NAS3-25617
PRECEDING PAGE BLANK NOT FILMED
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INTRODUCTION
On-board satellite receiver/demodulators for multi-channel
Frequency Shift Keyed (FSK) transmission require many narrowband fil-
ters to isolate each user's channel. When the requirement is for one
hundred or more channels the problem becomes physically impossible.
Also, since the users are at many different locations a system is
required to synchronize the time of transmission of each user. A Con-
volve-Multiply-Convolve [Ref. i] technique for simultaneous demodula-
tion and regeneration of the transmitted FSK is under is under inves-
tigation. The implementation of this technique would eliminate the
necessity of on-board satellite channelized filters. Synchronization
is achieved by a processor that establishes the users position and
timing with respect to the communications satellite by the use of
timing signals broadcast from the Global Positioning Satellite (GPS)
[Ref. 2] system as illustrated in Figure I.
COMMUNICATION ISATELLITE
_\ ....... .._ Timing Signol
_ Tmonoffitsston
,' /
Informstlon _ in the foPm of
Figure i- Communication network configuration under study.
2O2
Figure 2, illustrates the time/frequency diagram on-board the
communications satellite where the timing signal is recovered on the
satellite. N users are shown, each employing quarternary FSK
(frequency shift keyed) modulation. Therefore, each user is assigned
four frequencies within the transponder bandwidth and transmits two
of the four at any instant in time. If the data rate of the message
is l/T, T being the bit period, then the dwell time for each pair of
frequencies is 2T. In the C-M-C transform configuration a frequency
expander is used. The frequency expander has a sweep time of 4T as
shown in the figure.
RECOV_REO CLOCK
cCL ,,, i
2T
RECEIVED FSK
TRANSMISSION:
QUARTERNARY-FSK
N USERS
EXPANDER:
Fiqure 2- Frequency Time Diagram.
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RECEIVER/DEMODULATOR
The basic receiver/demodulator system diagram is shown in Fig-
ure 3. The incoming signal is split into two parallel processors.
One part is filtered to extract the timing signal. The timing recov-
ery processor outputs three synchronous timing signals, that is, at
the FSK symbol rate, data bit rate, and at M times the symbol rate. A
timing adjust circuit is incorporated to compensate for any propaga-
tion delay difference in the two processors. The second part of the
signal is processed by the C-M-C transform processor followed by the
decision circuit. The front end of the C-M-C transform processor is a
differential delay device (SAW), which has a delay property inversely
proportional to the frequency of the input signal. A mixer is used to
perform frequency multiplication between the received signal and the
expander. This produces pulses corresponding to each incoming freq-
uency. The pulses are aligned in time proportional to each frequency.
This process periodically repeats every 2T seconds, and within each
2T interval all the data are time multiplexed to form a composite
data stream.
___ NARROW _ TIMINGBPF RECOVERY TIMING ]ADJUST I
4,
DIFf. toM- ENVELoPEL
DELAY1 "IPRESSORIqDETECTOR!
* FREQUENCY PLAN:
SATELLITE TRANSPONDER BANDWIDTH
/ >f
LFOR FSK TRANSMISSION
(M DISCRETE FREQUENCIES)
DEDICATED TO TIMING SIGNAL TRANSMISSION
Figure 3-Receiver/Demodulator system.
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t
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The system design parameters are as follows:
a. Number of users:
b. Type of modulation:
c. Frequency separation:
d. Data transmission rate:
e. Input frequency range:
f. Number of simultaneous
transmission frequencies:
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Quarternary FSK
50 KHz
50 Kbps
80 to 120 MHz
800
The ground based quarternary FSK transmitter transmits the data
at the rate of 50 Kbps, hence the data bit period T is equal to 20
microseconds. This data bit stream is split into an "odd" and "even"
data stream with a symbol period of 2T=40 microseconds. Each symbol
of the "odd" data stream is assigned a frequency, i.e. fl for "mark"
and f2 for "space". similarly f3 and f4 are assigned to represent a
"mark" or "space" respectively. Prior to transmission, the "odd" data
stream is delayed by T with respect to the "even" data stream.
Consequently, during the transmission of a symbol period there are
only 400 frequencies transmitted.
The incoming FSK signals are first processed in a differential
delay SAW filter. The SAW device is a dispersive delay line with a
delay characteristic such that the high frequency signals are delayed
less than the lower frequency signals. It is designed to obtain a
"frequency-time delay" transfer function that is linear. In addition,
it has also a bandpass characteristic with steep skirts approaching a
rectangular shape. The latter is desirable in rejecting out-of-band
signals adjacent to the operating frequency band. Following the dif-
ferential delay unit is a multiplier, which is a frequency mixer.
This mixer is driven by a frequency expander that repetitively sweeps
its output frequency within a 40 MHz bandwidth over a period of 4T in
a downward fashion, hence it is called a down chirp. At the output of
the mixer the difference frequency signal is selected as shown in
Figure 4. Consequently, the mixer output signal is a series of down
chirps corresponding to each received FSK frequency. Each of these
down chirps are 40 MHz wide, corresponding to the expander frequency
sweep. A linear amplifier restores the level of the down chirps to a
convenient level for further processing in the compressor. The com-
pressor is also a SAW device designed to give an up chirp character-
istic within a bandwidth of 40 MHz during a period of 2T. If the
received signal frequency band and the expander sweep frequency band
is B (B=40 MHz), then the time bandwidth products of the differential
delay unit and the compressor are equal to 2TB. The transfer charac-
teristic of the compressor is such that for each input down chirp,
corresponding to each FSK signal, a frequency impulse is produced in
time (within a period of 2T) proportional to the FSK frequency loca-
tion within the received frequency range. The radio frequency signal
of the impulses is proportional to the input signal frequency and is
removed by an envelope detector.
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CONVOLVE-MULTIPLY-CONVOLVE FSK DEMODULATOR
The differential delay unit and the compressor filter are
reflective array filters (sometimes called RACs, reflective array
compressors). In this study a surface acoustic wave (SAW) dispersive
filter constructed using an innovative single bounce technique and
hyperbolically tapered transducers is being considered. The objec-
tive is to achieve a large time-bandwidth product (in the order of
3000) and low insertion loss. The insertion loss of the differential
delay unit is approximately 35 dB and the compressor filter is pro-
jected to have an insertion loss of approximately i0 dB. In addition,
the compression filter may contain internal amplitude weighting to
improve sidelobe suppression and therefore prevent significant inter-
channel cross talk.
The single bounce technique for obtaining pulse compression in
a SAW filter [Ref. 3] is shown in Figure 4. The transducers are
called hyperbolically tapered transducers because each active elec-
trode is a section of a hyperbola. If x is the transverse position
across the transducer, then the spacing between electrodes, as well
as the wavelength varies as i/x and the frequency is proportional to
x. The surface wave emerges from the transducer as a narrow lobe
with a width inversely proportional to the length of the transducer.
The width of the acoustic beam is matched to the effective width of
the reflective array and this eliminates the geometric mismatch loss.
The advantages of the single bounce technique over the conventional
two-bounce approach are: (I) lower insertion loss, (2) wider band-
width, and lower manufacturing cost.
REFLECTIVE
Figure 4- Single Bounce Dispersive SAW filter.
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OPTIMUM MODULATION TECHNIQUES
A quarternary FSK modulation technique does not optimally use the
available frequency bandwidth. Several other digital modulation
techniques have been considered using an uplink performance criterion
of Ixl0 -6 bit error rate (BER). The techniques considered were
multi-tone FSK (up to 16), M-ary PSK (up to 16), quadrature amplitude
modulation(4-QAM and 16-QAM), and quadrature partial response (QPR)
modulation.
In comparing the Power/Channel requirements of all the modulation
techniques, it was concluded that the optimum modulation technique is
either QPSK or QPR. However, the equipment complexity of the QPSK
system is relatively less than the QPR system. Therefore, QPSK modu-
lation is the best choice for this application. In addition, it is
desirable to operate the ground segment power amplifier at one dB
compression, due to power efficiency considerations. To this effect,
offset QPSK (OQPSK) provides the best solution, because a filtered
OQPSK waveform when subjected to amplitude nonlinearity does not
result in significant spectrum broadening as in the case of regular
QPSK and/or MSK.
MULTICHANNEL OQPSK RECEIVER/DEMODULATOR
In this system, each user is assigned a carrier frequency. Assum-
ing a data transmission rate of 64 Kbps per channel, the frequency
carriers are separated by 64 KHz. As in the case of the multi-tone FSK
system, all users' signals have to be in synchronism and timing sig-
nals transmitted with each transmission. This system will allow 625
channels occupy the entire 40 MHz satellite transponder bandwidth.
Optimum detection is achieved by coherent demodulation. A differen-
tial coherent demodulation technique eliminates the need for carrier
recovery and tracking circuits, thus reducing size and power require-
ments.
Each user transmitter operates on a preassigned carrier
frequency, as shown in Figure 7. The data is initially split into odd
and even data streams. The odd data stream consists of the odd bits
of the original data, while the even data stream are the even bits.
Note that the odd and even data streams are automatically offset by
one data bit period relative to each other. If the input data bit
period is T b then the odd and even data symbol period is T=2T b.
Subsequently, each data stream is randomized, differentially encoded,
and filtered (raised cosine), prior to quadrature modulation.
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CARRIER FREQUENCY:
USER el fl
USER f2 f2
USER _n fn
DATA:
USER #I
0o0 ; F--L_
EVEN ._----J I ,
USER _2
ODD
EVEN r--L_J .... L_.
Figure 5- OQPSK Transmission
OQPSK DEMODULATOR/DETECTOR
The step by step process of demodulation and detection of the
received OQPSK signal is depicted in Figure 8. The timing recovery
process is identical to the process described for the FSK system.
Signals received from various ground users are simultaneously trans-
formed into pulses, corresponding to each user, by the C-M-C trans-
former. These pulses are spaced in time proportional to the user
frequency. Each impulse, corresponding to each user periodically
occurs every T b second. Under each pulse is a radio frequency propor-
tional to the input user frequency. The QPSK symbols imbedded in
these pulses are related to the amplitude and phase of each received
signal.
208
Recelved
CLKR
C-M-O
Output
CI
C2
Quad.
Demod.
S/H
ulut:
TO I_-- Tb =Btt Period, T- 2Tb - Symbol Pemtod
• Nrl rl N
rl rl n rl
N N N N _ N N
N N N N N N N
-J...........t ..................1 ...........I L
......................t..................................t .........
__r--q I L__J--]
I
: ° .......J...........t ......t .............................t
Notes:
I/ (w): CLKR delmyed by:
N - (I - l)
Tb x
N
..........................i I I...........I .......
21 J- User Numben 1. 2 ..... N.
Figure 6- 0QPSK Demodulation and Detection
209
CONCLUSION
From the study performed during the Phase-I program, it is con-
cluded that the Convolve-Multiply-Convolve (CMC) chirp transformer
allows for simultaneous demodulation of multichannel communications
signals and is practically realizable. The large time-bandwidth prod-
uct achievable (up to 3000) with low power and small size is the key
advantage of using a CMC chirp transformer based upon SAW dispersive
delay lines.
A multichannel digital communications system with an on-board
satellite Multichannel Receiver/Demodulator with network synchroniza-
tion provided by the Global Positioning Satellite system is proposed.
The design of a quadrature frequency shift keyed system has been pre-
sented. It was found that, from the viewpoint of ground station
power requirement associated with the allowable number of communica-
tion channels, quadrature phase shift keyed (QPSK) modulation offers
the best performance. It is possible to compensate for the perfor-
mance degradation imposed by temperature variations upon the SAW
based CMC chirp transformer using an innovative circuit technique.
A complete QPSK system has been designed for the on-board Mul-
tichannel Receiver/Demodulator based upon chirp transformation tech-
niques using SAW dispersive delay lines. The proposed system design
also allows expansion for channel multiplexing and switching. It is
recommended that a feasibility model of the Multichannel Receiver
Demodulator for demonstration and proof of concept be constructed and
tested.
The proposed system would expand the practical use and capabil-
ities of satellite communication systems to the industrial, educa-
tional, scientific and health institutions. It would allow low cost
ground terminals to link hotels, corporations, and other institutions
that are not co-located. Similarly, it would allow universities, and
research laboratories (scientific as well as medical), to exchange
scientific information in an efficient manner. A direct benefit to
NASA would be to link its research facilities by satellite, hence
providing an efficient mechanism for better coordination.
LIST OF REFERENCES
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FLEXIBLE HIGH SPEED CODEC
R.W. Boyd and W.F. Hartman
Harris, Government Systems Sector
Melbourne, Florida 32901
ABSTRACT
This project's objective is to develop and demonstrate an advanced high-speed
coding technology that provides substantial coding gains with limited bandwidth ex-
pansion for several common modulation types. The resulting technique is applicable
to several continuous and burst communication environments. Decoding provides a
significant gain with hard decisions alone and can utilize soft decision informa-
tion when available from the demodulator to increase the coding gain.
The hard decision codec will be implemented using a single application specific
integrated circuit (ASIC) chip. It will be capable of encoding and decoding as
well as some formatting and synchronization functions at data rates up to 300 mega-
bits per second (Mb/s) . Code rate is a function of the block length and can vary
from 7/8 to 15/16. Length of coded bursts can be any multiple of 32 that is great-
er than or equal to 256 bits. Coding may be switched in or out on a burst-by-burst
basis with no change in the throughput delay.
Reliability information, in the form of 3-bit (8-1evel) soft decisions, can be
exploited using applique circuitry around the hard decision eodec. This applique
circuitry will be discrete logic in the present contract; however, ease of transi-
tion to LSI is one of the design guidelines.
This paper discusses the selected coding technique and describes its application
to some communication systems. Performance with 4, 8 and 16-ary PSK modulation is
also presented.
This work is funded by NASA Lewis Research Center under Contract #NAS3-25087;
Contract Manager: Robert Jones.
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CODING TECHNIQUE
A triple error correcting Bose-Chadhuri Hacqenghem (BCH) code was chosen as pro-
viding the best compromise between coding gain and implementation complexity. It is
possible to reach decoding speeds of 300 Mb/s with reasonable complexity using a pre-
solved approach (ref. I). A BCH codeword has a maximum length of 2m-i when defined
over the Galois field GF(2m). The minimum possible value was chosen for m (9) in or-
der to minimize hardware complexity. Twenty-seven parity bits are necessary to ob-
tain a triple error correcting code (distance=7) with m=9. A 28th parity bit is
used to simplify soft decision decoding, but provides no gain in a hard decision en-
vironment.
The number of overhead bits is padded out to 32 in order to simplify the numerol-
ogy associated with coding. These extra 4 bits are not part of the code and are
available for functions such as unique (synchronization) sequence transmission. The
result is an encoder that appends 32 bits to the end of each codeword. Unaltered da-
ta precedes these overhead bits since the code is systematic. The number of data
bits in a codeword is a multiple of 32 in the range of 224 to 480, resulting in code-
words of from 256 to 512 bits.
An arbitrary length burst may be encoded by breaking the data into the appropri-
ate number of 224 bits segments followed by one segment that can be up to 480 bits
in length. Every segment is encoded separately, effectively adding 32 bits to
each. The resulting overall code rate will be at least 7/8. Continuous mode simply
uses consecutive (288,256) codewords.
I,c burst of 1280 bits • I
I 224 bits i 224 bits
- A
/
_i!iiIcodeword 1 codeword 2
256 bits "-'_1
oo 4 384 bits I
\//
/ \
32 parity bits added by encoder
co ewordS liiil
416 bits _ n
Partitioning a Burst Among Codewords
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HARD DECISION CONFIGURATION
The ASIC codec can provide encoding and hard decision decoding at data rates up
to 300 Mb/s in a stand-alone fashion, given a compatible interface. Data, both cod-
ed and uncoded, has a eight-wide interface with the codec chip (six-wide with 8-ary
modulations). This is necessary to reduce the 343 Mb/s (maximum) channel rate to
an 43 Mb/s interface rate. Also, a format generator, that directs overhead inser-
tion while holding off new data, is assumed. This implies that data is received
from the source (e.g. a queue) in bursts (at the channel rate) separated by blank
intervals that allow parity insertion. The format generator may also indicate that
the burst is not to be coded, in which case the encoder and decoder simply act as
delay lines.
Generation of fractional rate clocks and the rate buffering that would be re-
quired to accept continuous data from the source and deliver encoded data at a high-
er rate is extremely difficult with arbitrary data rates. These functions must be
provided externally if required in a specific application.
Encoder and decoder on single ASIC Chip
[_ Format h
Generator !...!
]O.,ab ................
I
M-PSK
Modulator
AWGN
Channel
LI...............LI
Dem°dulat°r J i D_i I I
Format
Generator
Data
Sink
Stand Alone Codec Configuration (Hard Decisions)
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HARD DECISION PERFORMANCE
The figures below relate to the expected bit error rate (BER) after decoding
when M-ary PSK modulation is used to communicate coded data over an additive white
guassian noise (AWGN) channel. Coding gain with hard decisions is seen to range
from 2 to 4 dB in the operational range of 10 -4 _BER _ 10-8. . Coding gain is a
weak function of codeword length and is greatest for the shortest length (224 data
bit) codeword.
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SOFT DECISION CONFIGURATION
A Chase (ref. 2) algorithm is employed to utilize soft decision information.
Soft decision decoding requires hardware appliques as well as multiple hard deci-
sion codecs. The Chase preprocessor uses soft decision information to identify the
three least reliably received bits of each codeword . It then generates eight se-
quences by lettinq the three least reliable bit8 take on all possible values. Each
of these sequences is hard decision decoded to obtain (possibly different) esti-
mates of the true codeword. A post-processor selects the most likely of these esti-
mates by doing eight correlations, again using the soft decision information. In
addition to pre- and post-processors, additional memory to buffer reliability infor-
mation is required in the soft decision configuration.
Soft Decisions
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"',,t/ ....
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Reliable
Bits
Chase
Pre-
Processor
......................;1
.,,.,.., ,.,..,. ......
---,.. ol ,iii'i:ol! ili;
::::::::: :::::5:: ::::::::.
I
BCH Codec #1
BCH Codec #8
estimate #1
)
Hard
Decision
CODECs
/
estimate #8
Chase
Post-
Processor
Chase Algorithm Decoder
The Chase decoder for this project will differ from the figure above in that it
will only process four estimates. Using a 28th parity bit, performance can be main-
tained while cutting hardware complexity nearly in half by observing overall parity
condtition. It is also expected that a single ASIC chip will hold two complete
hard decision codecs.
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SOFT DECISION PERFORMANCE
The figures below relate to the expected bit error rate (BER) after decoding
when M-ary PSK modulation is used to communicate coded data over an additive white
guassian noise (AWGN) channel. Coding gain with soft decisions is from .7 to 1.4
dB greater than with hard decisions alone. The data below corresponds to a Chase
algorithm using 3 least reliable bits and analog metrics (infinite quantization).
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OBSERVATIONS
A high-speed, high-rate coding technique suitable for both burst and continuous
communication systems has been presented. It can operate as a single chip hard de-
cision codec or, with decoding appliques, can utilize soft decision information in
the decoding process. Coding gains up to 4 dB are obtained in the hard decision
mode, increasing to as much as 5.5 dB with soft decisions (at 10 -8 BER).
Error correction coding has long been considered a good means to lower the re-
quired EIRP in communication systems having unlimited bandwidth. However, high-
rate codes such as the one described are also well suited for bandwidth efficient
systems. The codec rate and interface are matched to the larger signaling alpha-
bets used for constrained bandwidth communications. Data has been given indicating
that coding gain improves slightly with increasing modulation alphabet size. Even
with the overhead required to insert parity bits, the net result is less power re-
quired to communicate a given data rate (say 300 Mb/s) over a fixed bandwidth chan-
nel (say 200 MHz) .
The coding approach is extremely flexible by design. Hard decision operation
supports several different interface modes at data rates less than 300 Mb/s. Soft
decision performance can be enhanced by increasing the number of least reliable
bits identified. Complexity of the Chase algorithm hardware can be reduced at data
rates significantly less than 300 Mb/s by using a single hard decision codec to
form multiple estimates.
It is believed that the coding approach and hardware resulting from this
project will prove useful to a varitey of high rate systems.
REFERENCES
i) Plokinghorn, F. Jr., "Decoding of Double and Triple Error Correcting Bose-
Chaudhuri Codes," IEEE Transactions on Information Theory, October 1966, pp. 480-
481.
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surement Information," IEEE Transactions on Information Theory, January 1972, pp.
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DATA RATE RANGE AND OPERATIONAL MODES
SYMBOL RATE RANGE OF PDM:
• 1.92 - 75 MSYMBOLS/S
OPERATIONAL MODES:
• CONTINUOUS
• DEPENDENT BURST
• INDEPENDENT BURST
TEST AND DEMONSTRATION EQUIPMENT
FEATURES;
• PROVIDES MULTIPLE DATA STREAMS FOR HIGHER LEVEL FORMATS
• INSERTS PREAMBLES AND UNIQUE WORD STRUCTURES FOR BURST MODES
• GENERATES DATA AND CONTROL SIGNALS FOR INTERFERRING BURST
MODULATOR
• PROVIDES CONTROL SIGNALS REQUIRED FOR DEMODUALTOR OPERATION
• MEASURES BER AND UNIQUE WORD MISS RATE
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PROGRAMMABLE DIGITAL MODEM
PROGRAM GOALS
DEVELOPMENT OF A MODEM WHICH IS:
• PROGRAMMABLE IN THE AREAS OF MODULATION
FORMAT, DATA RATE, AND OPERATIONAL MODE
• FULLY DIGITALLY IMPLEMENTED
• LOW RECURRING COST
• SMALL SIZE
MODULATION FORMATS
REQUIRED FORMATS:
• QPSK, 8-PSK, 16-PSK
OPTIONAL FORMATS:
• OFFSET QPSK
, MSK
• 16-QAM
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PDM DESIGN CHALLENGES
DEMOD.ULATOR AGC. CARRIER, AND CLOCK RECOVERY STRUCTURE:
• MUST BE ADAPTABLE TO HANDLE DIFFERENT MODULATION FORMATS
• RECOVERY BANDWIDTHS MUST SCALE WITH DATA RATE
• OPERATION AT 75 MSYMBOLS/S AND 2 SAMPLES/SYMBOL REQUIRES 150 MHZ
CLOCKING
• MINIMIZE POWER AND SIZE WHILE OPERATING AT THIS SPEED
DATA FILTERING:
• REQUIRES DIGITAL IMPLEMENTATION FOR DATA RATE FLEXIBILITY
• HIGH SPEED REQUIREMENT IMPOSES COMPLEXITY LIMIT ON FILTER
OPERATIONAL MODES:
• INDEPENDENT BURST MODE REQUIRES RATE FLEXIBLE ACQUISITION
ALGORITHMS
222
rU/LRA
Lewis Research Center
I
AEROSPACE TECHHOL OOY DWIECTOIIA TE
I
SESSION IV
POSTER DISPLA YS AND TECHNOLOG Y REVIEWS
CHAIR: W.D. IVANCIC
J.M. OTT, FORD AEROSPACE CORP.
J.K. WONG AND E.M. MROZEK, TRW, INC.
R. FANG, M. KAPPES, AND S. MILLER, COMSAT LABS
J. V. WERNLUND, HARRIS CORPORATION
C.R. RYAN, MOTOROLA, INC.
W. W. WU, INTELSA T
R.J. KERCZEWSKI, NASA LEWIS RESEARCH CENTER

ORIGINAL PAGE
BLACK AND '¢#HITE PHOTOGRAPH
COMSAT Laboratories 225 Mb/s, Add-Compare-Select gate array test circuit and
poster display.
COMSAT laboratories rate 8/9 coded 8-PSK proof-of-concept system and poster
display.
225
PRECEDING PAGE BLANK NOT FILMED
ORIGINAL PAGE
BLACK AND WHITE PHOTOGRAPH
Ford Aerospace 8-PSK demodulator poster display.
Harris Corporation rate 1/2 coded 16-CPFSK proof-of-concept demodulator and
special test equipment and poster display for ACTS LBR-2 Earth Station.
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ABSTRACT
The 300 Mbps modem has been developed by Motorola, Government Electronics Group, for
direct application to the next generation high data rate TDMA communication system.
This Modem utilizes continuous phase modulation combined with a restricted range Reed-
Solomon Codec to achieve a bandwidth efficiency of 3 bits/sec/hz. The constant envelope
amplitude signal allows one to operate the power amplifier in its saturation mode
without significant spectral regrowth or bit error rate degradation.
i.I INTRODUCTION
The 300 Mbps modem has been developed by Motorola, Government Electronics Group, for
direct application to the next generation high data rate TDMA communication system. The
300 Mbps modem functional block diagram is shown in Figure i.I. NASA envisions using
the 300 Mbps modem capability for handling data from the Space Station being transmitted
through the TDRSS system. The Space Station will be transmitting either 150 Mbps or 300
Mbps data through TDRSS to the White Sands ground station.
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Figure 1.1
NASA has the responsibility of relaying this data from the White Sands ground station
to Kennedy Space Center, Johnson Space Center and Goddard Space Flight Center for
analysis. The 300 Mbps modem will be used to handle this redistribution of data. This
system is expected to be deployed in the 1990's.
The 300 Mbps Modem performs all of the necessary functions required to transmit and
receive a bandwidth-efficient continuous phase modulated signal. The 300 Mbps Modem
consists of a Transmitter, Receiver, Data Source/Error Detector and Channel Simulator.
The Data Source/Error Detector and Channel Simulator will be used for test and
evaluation purposes only. The modem and STE will be user controlled via an IBM-
compatible computer for monitoring and data collection purposes.
2.1 TRANSMITTER
The transmitter subsystem drawer consists of the necessary hardware to generate a
bandwidth-efficient CPQPSK/4 modulated signal at an IF frequency of 440 MHz and a
required RF bandwidth of I00 MHz. Figure 2.1 shows the functional block diagram of the
231
unit. The transmitter is comprised of the following six functional blocks: Timing
Generator, Preamble Generator, System Controller, Encoder, Bit Mapper and Modulator.
A description of each of these assemblies is provided in the following sections.
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Figure 2.1
2.1.1 Timing Generator
The Timing Generator accepts the Burst Gate control signal and System Clock reference
at its input. It generates all the internal control signals and clocks required by all
functional blocks of the transmitter.
2.1.2 System Controller
The System Controller is used as the interface between the personal computer and the
transmitter. It primarily interfaces with the Encoder and Bit Mapper for fallback
transmission selection and down-loading of the Bit Mapper Mapping rule. The System
Controller will be a commercially available hardware item.
2.1.3 Encoder
The restricted Reed-Solomon Encoder interlaces a forward error correcting block code
into the input PN data stream in such a way that any single phase error in the receiver
can be detected. The 5 bit per symbol Reed-Solomon code used has a block length of 130
bits (26 symbols). The restricted encoder effectively encodes the LSB only thereby
reducing the hardware complexity required and providing an effective code rate very near
one. The data to be encoded is derived from the gray coded phase states by XOR-ing the
gray coded bits together to produce a checksum bit. Several checksum bits are used by
the encoder to generate parity bits which are added to the data stream.
2.2 OPTICAL LINK
The up-link side is to receive a satellite-ready 440 MHz IF signal. It provides the
necessary amplification to modulate a laser, and then transmits the modulated lightwave
carrier over a 2 km fiber optic cable to the OPTO/IF unit. An optical receiver in tile
OPTO/IF unit converts the optical signal back to an analog 440 MHz IF signal.
Additional amplification will be required to increase the converted signal to a 0 dBm
power level for RF transmission.
The down-link side receives a 440 MHz satellite signal and essentially performs the same
function as the up-link side.
The ORTEL 3510A optical transmitter and ORTEL 4511A are the major components that
comprise the optical link.
2.3 RECEIVER
The receiver subsystem drawer consists of the necessary hardware to amplify, demodulate,
equalize, decode and detect a CPQPSK/4 modulated signal. Figure 2.2 shows the
functional block diagram of the 300 Mbps Modem receiver. The receiver consists of the
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following seven functional blocks: IF Amplifier/AGC, I/Q Demodulator, Decision Feedback
Equalizer, Carrier Synchronizer, Symbol Synchronizer, Unique Word Detector and
The following paragraphs provide a brief description of eachRestricted RS-Decoder.
functional block.
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The IF Amplifier/AGe accepts the CPQPSK/4 modulated signal at its input. The 440 MHz
IF signal is amplified such that the output is maintained at a constant output power.
The IF Amplifier/AGC consists of a series of fixed and variable gain amplifiers which
maintain a constant output power over a wide range of input power. The gain acquisition
characteristics of the AGC circuitry will enable operation in a TDMA environment.
An external control signal will reset the incoming primary ACC loop to its maximum gain
prior to each signal burst.
2.3.2 I/O Demodulator
The Demodulator converts the incoming 440 MHz IF signal from the IF Amplifier/ACC to
baseband inphase and quadrature signals. The 440 MHz LO signal is provided by an
external fixed crystal reference.
2.3.3 Decision Feedback Equalizer
The equalizer receives a down converted baseband signal from the demodulator. The
equalizer shall be 3 taps--I leading, center, and 1 lagging taps--decision feedback
equalizer with preset, manual, and adaptive tap adjustment capability.
The equalizer contains two parts: linear and nonlinear. The linear portion of the DFE
is the same as a transversal equalizer. The nonlinear portion of the DFE contains a
feedback network as a recursive equalizer. The feedback network of the DFE, however,
contains a decision device that makes a hard decision from the output of the DFE. The
resulting signal is delayed properly, scaled by the tap weights, and summed at the input
junction of the equalizer.
3.1 300 MBPS MODEM OPERATIONS SYSTEM DESCRIPTION
The high data rate modem has been designed to provide for a 3 bits/hz/sec bandwidth
efficiency along with various back-off modes to allow for optimizing the bit error rate
(BER) and data rate performance for varying channel conditions.
The continuous phase modulation (CPM) format of the modulator provides a near constant
envelope amplitude signal with very low side lobes. This constant envelope amplitude
signal allows one to operate the down link power amplifier at or near its saturation
limit without causing significant BER degradation or spectral side lobe regrowth that
is normally observed in phase shift keying schemes like 8PSK. The use of high
performance Reed-Solomon Codec optimized for the modulation format allows for efficient
signal power utilization with less than 10% coding overhead. Table 2.1 provides the
theoretical performance of the modem.
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MODEMTHEORETICALPERFORMANCECHARACTERISTICS
Table 2.1
i
Data No of
Rate Errors
RS CODEC
(MB/S) Corrects
300 3
200 2
I00 1
25D 3
i
IEffective Symbol
Code Rate Rate
(Mhz)
12/13 i08.3J
12/13 108.3
12/13 108.3
14/15 107.1
Modulation Modulator
Index
1/16
1/8
1/4
1/16
Levels
i
Spectral Eb/No
Efficiency for
(Bits/Sec/il0 -6 BER
hertz) (UNCODED)
i
3 ! 18 dB
2 14.1 dB
1 10.6 dB
2.5 16.5 dB
I
Eb/No Relative
for Power
IG "6 BER Required
(CODED) I
13.8 dB 0 dB
i0.8 dB -5.7 dB
9.5 dB -12.2 dB
12 dB -2.3 dB
3.1.1 Waveform Design and Coding
The range of performance characteristics is very large because of the built in
flexibility of the codec/modulator combination. The diagram of Figure 2.1 illustrates
the fundamental design approach of the modulator and is helpful in describing the
various operating modes of the modem.
Three distinct functions are performed within the transmitter. These functions are:
I. Forward Error Correcting Coding
This encoder (illustrated in Figure 3.1) is a Reed-Solomon coder operating at a code
rate of approximately 7/8. This coder is capable of correcting 3 bit errors and uses
a block length of 32 symbols. Performance optimization is obtained by coding only the
least significant data bits in the modulator.
2. Bit Mapper
The bit mapper provides the mapping necessary to convert the encoded data into a format
required by the modulator. This bit mapper is the key to the designs flexibility of the
modulator and allows one to operate at a variety of modulation indices. (See Figure 3.2
and Table 2.2)
3. CPM Modulator
The CPM Modulator is actually an implementation of a four state 22.5 ° per phase state
(M=4, h=I/16) modulator capable of operating at a rate of 350 mega symbols per second.
The phase division and filtering scheme provides for very accurate phase state and phase
trajectory control. The high symbol rate requirements are necessary to allow for the
necessary phase control of the final output operating at approximately Ii0 MS/S.
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Table 2.2
QPSX
equivalent
11 - 135"
Ol - 112.5'
00 - 90"
10 _ 67,5'
ii - 45'
Ol - 22.5"
00 - 0"
i0 _ -22.5"
CPQPSK/4
phase tree
output
bit sequence
(previous sy3_bo2
- 2)
l 1110011111
1110010101
1110000000
1111101010
1111111111
1111010101
I101000000
1101001010
3.1.2 Other Operating Modes
Table 2.1 provides an indication of the baseline performance of the modem. The 108.33
MS/S reference was chosen on the basis of the actual channel availability. Operation
at symbol rates less than the above values is a practical consideration; however, the
optimum bandwidth efficiency will not be achieved and the symbol clock rate of the
receiver must be changed accordingly to accommodate this reduced symbol rate operation.
3.2.2 Modulato K
The bandwidth efficient continuous phase modulator is realized in hardware using
Continuous Phase Quadrature Phase Shift Keyed (CPQPSK) signaling technique, [2] This
signaling scheme also allows easy hardware implementation that approximates the ideal
CPM signal with little Power Spectral Density (PSD) and Bit Error Rate (BER) probability
degradation.
The CPQPSK modulator is derived from a QPSK modulator; however, the discrete phase
trajectories of QPSK signal are converted through a phase conversion device to obtain
smooth raised cosine phase trajectories and nearly constant envelope amplitude
characteristic. CPQPSK signal approximates M=4, h=i/4, RC pulse CPM signals. But, it
can be modified by phase dividing and bit mapping, referred to as CPQPSK/4 signaling
technique, to obtain a CPM signal with M=8, h=I/16, 3RC pulse shape. The smaller
modulation index, h, of 1/16 is obtained by phase dividing the CPQPSK by 4. The
modulation level, M, of 8 is obtained from the phase divided CPQPSK signal through the
bit mapper.
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Figure 3.4 shows a block diagram of the CPQPSK/4 modulator. It contains a QPSK
modulator, phase conversion device, phase divider, and bit mapper. The bit mapper is
responsible for mapping the message data into the phase divided CPQPSK signal
constellation in such a way that the correct phase transitions and destination occurs.
Thus, with the bit mapper controlling the signal phase paths through the phase divided
CPQPSK modulator, M-8, h=I/16, 3RC CPM signal can be obtained.
Figure 3.3, -4, and -5 show eye patterns, BER probabilities, and PSD, respectively, of
CPQPSK/4 CPM signal and an ideal M=8, h=i/16, 3RC CPM signal. The eye patterns, Figure
3.3, of CPQPSK/4 show a close approximation to the ideal signal. Figure 3.4 indicates
that there is only about 0.7 dB of Eb/No degradation at 10-6 BER probability. There is
also a little difference in the power spectral densities between the two signals, as
shown in Figure 3.5. The CPQPSK/4 CPM signal generated this way will be referred to as
3 Bits/Symbol (B/S) signal for the rest of this report.
The FCC Bandwidth requirement mask, per reference [3], that specifies frequency
attenuation of a signal about an assigned channel bandwidth is also shown in Figure 3.5.
The frequency axis is normalized to data bit rate, R, at 300 MBPS. Thus, a channel
bandpass bandwidth of (I/3)R indicates a i00 MHz channel and (I/4)R indicates a 125 MHz
channel. If a signal transmitting at a data rate of 300 Mbps is transmitted through the
i00 MHz and 125 MHz channel while meeting the FCC mask, then it represents 3 b/s/hz and
2.5 b/s/hz, respectively, bandwidth efficiency.
However, Figure 3.5 shows that PSD of 3 B/S signal does not meet the FCC mask for
neither the 3 b/s/hz nor the 2.5 b/s/hz bandwidth efficiency. Compliance to the FCC
mask is a necessary requirement for the 300 MBPS modem and, thus, the 3 B/S signal
requires further processing. This motivates use of a modulator bandlimiting filter in
order to meet the FCC mask.
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The modulator bandlimiting filter can be selected by investigating its effect on the
bandlimited 3 B/S signal as it is transmitted through a satellite transponder channel.
Figure 3.6 shows a computer simulation set up where the ideal 3 B/S signal is filtered
with a modulator filter and operated through a TWT amplifier at saturation. (The
nonlinear amplifier is a device often used in a typical satellite channel and
performance of the bandlimited 3 B/S signal transmitted through TWT amplifier at
saturation must be evaluated.)
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Figure 3.6
There are many candidates for selecting the type of modulator filter. Smooth frequency
roll-off response filters, such as Butterworth and Chevychev filters, are usually a good
choice since they are easily realized in hardware and since the frequency and group
delay responses are well characterized. However, in a bandwidth limited channel, a
Nyquist filtering is usually chosen in practice. Such ideal filters have sharp
frequency attenuation skirts and well equalized group delay responses. They are not
easily realized in hardware, however, and subject to careful implementation techniques
to approximate the ideal filter responses. Nonetheless, the), are readily available
through filter vendors and newly emerging filter techniques, such as crystal filters and
surface acoustic wave filters, make Nyquist filtering possible.
Therefore, a Nyquist filter with -3dB bandpass bandwidth of (0.35)R, is used in the
simulation of modulator bsndlimiting filter. The roll-off factor, _, of the filter
defines the amount of bandlimiting. With the roll-off factor of the modulator filter
varied, one can simulate the effect of the bandlimiting on the 3 B/S CPM signal through
the satellite nonlinear channel. The noise is assumed to be White Additive Gaussian
Noise (WACN) and BER probabi]iLy _; measured through the ideal matched filter, which has
a noise bandwidth of (0.25)R and do(_s not introduce any intersymbol interference.
The resulting PSD bandpass out of band power (OBP) is shown in Figure 3.7. (The MSK
signal and FCC mask for 3 and 2.5 b/s/hz channel is also shown as reference.) Figure
3.7 shows that PSD's of the b_t_dlimited 3 B/S signal before the TWT amplifier meet both
the 2.5 and 3 b/s/hz bandwidth mask for all roll-off factors of the filter. However,
PSD after the TWT amplifier, operating at saturation, slightly exceeds the masks. The
nonlinear device causes spectral regrowth on the signal and , would, nonetheless,
require further bandlimiting after the TWT amplifier in order to limit the sideband
energy.
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The bandpass out of band power (OBP) of the bandlimited 3 B/S signal before and after
TWT amplifier, in Figure 3.7, shows that the 3 B/S CPM signal is spectrally much
narrower than MSK signal. The OB? after TWT amplifier, although less than that of the
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ideal CPM signal, is about the same regardless the fal.'.loff factors of the modulator
bandlimiting filter. However, the effect of the nlodu]ator filter is drastic. For
example, at frequency of (0.4)R away from (I])R, the OBP it; as _;mall as -hSdB for a _ of
0.2, but it is as large as -24 dB for _ of 0.7.
Figure 3.8 shows peak-to-peak ripple, a wors_ case f!uc:Luatio:_ of the power, of the
bandlimited 3 B/S signal before TWT amplifier v_sus rc] l-elf factor of the modulator
filter. The bandpass OBP at -20, -30, and -40 d{_ is a]_;.,+ shown. As e:<pecteci, the
ripple on the filtered signal decreases as the amocult: of bandlimiting decreases.
However, the frequency at which the 99%, 99.9%, and 97.{J9_ of t}_e out of band power
occur increases as the filter roll-ofL factor irm'r_.._;es. As a reference, -20 dg
bandpass OBP for MSK signal occurs at freq_:oT_Pv of ] ? _i.'_
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to assess the amount of BER improved against t}ie ut_ec_cle_l i_[.:l_, perform_t_<:e. "]'h(
performance degradation due to TWT amplifier opera_ [h£ at: saturation _s also show_l. TI_(
graph shows that the degradation decrease as the amoxmt of illo<l_llator bat_dJi_,lirii_g,
decreases. However, the degradation due to the saturat(d TWT am b]ifier is a< ].east '2
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Therefore, the modulator bandlimiting filter degrades BER performnnce of 3 B/S signal
as it is transmitted through TWT amplifier at saturation, rl'h_,performance degradation
can be improved by using error correction coding technique. The performance of 3 B/S
signal can also be improved if the TWT amplifier is ope_-atcd in its linear region.
However, as satellites have limited power source, operat [I_g TWT amplifier ]inearly
reduces the output power from the satellite drastically. This r_quires additJona] Eb/No
at the receiver such that the BER performance gained by operating TWT amplifier ]inearly
not enough to justify the linear operation of the amplifier.
Figure 3.10 and 3.11 show the time and frequency domain plots of the simulation. The
BER probability is also evaluated for coded case and Eh/No degradation of abo_It 2 dB is
expected from the satellite channel distortion, as shown in Figure 3.12.
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Thus, utilization of TWT amplifier operating at its saturation is possible when using
the hardware realizable 3 B/S CPM signal with some modulator bandlimiEing. In fact, 3
bits/sec/hz bandwidth efficiency, defined as transmitting 300 Mbps data through a I00
MHz bandwidth channe] while meeting FCC mask is achievable with M:8, h:i/i6, 3RC CPM
signal only if the modulator bandlimiting filter and the transpoTnde_" output mux filter
is used. llowever, the modulator bandlimiting filter int:roch_ces e_velope amplitude on
the signal, which, inevitably, degrades the BER performance wl_en operated through the
nonlinear device at saturation.
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Furthermore, the performance of the 3 B/S signal not only depended on the bandwidth
requirement of the modulator bandlimiting fi] ter, the FCC mask, and degradation due to
TWT amplifier and the transponder filters, but also it depends on the amount of adjacent
channel interference allowed. The signal's power spectral density could meet the FCC
mask, have small envelope ainplitude, and still, cause severe BER degradation when the
adjacent ehannel.a are placed together closely ..... by symbol rate.
The BER performance is mea';_-R_d for va_-ious adiacen_ cllannel spacing. The result is
show_l Ln Figure 3.13. it: slH)ws t:IK_ cod<_<I ;iild uncoded £b/No degradation of 3 B/S CPH
signal at i0 -6 BER probability for equal a_td unequal power adjacent channel interference.
The frequency spaci_iL] is also normalized to data rate, R, at 300 Mbps. The frequency
spacing of the adjacent channel illterference, however, is about 0.36R for the coded case
for Eb/No degradation of less than 0.5 dE.
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Figure 2.13{ai_ F_gure 3.13(b)
Pe'formance o_ 7 B/5 S_9na: fo _ Pe-formance of 3 B/S S_gna] for
AdJacen: Cnanne_ in=e-lerence Cocnannel Interference
Anotl_er cha]H_el impairme:_t t}iat degYacles the BER performance is coehannel interference.
Such interference, when large e_ough, causes a severe BER degradation as Figure 3.13(b)
shows. For both the coded and uncoded case, cochannel interference of about 30 dB
degrades the system performance by about O. 5 dB at coded BER of ]0 -s. However, the BER
degradation exponentially increases as tile au!ourit of the cochannel interference
increases.
Another performance improving device to combat the intersymbol interferences is the
equalizer. The equal [7.at]on techniques are based on linear theory and often successful
in correcting for multipath distortions as well as the ]SI distortions. Typically,
equalizers are used together witl_ a receiver filter to nor only correct for channel ISI
and multipath dLstortio_is, but also _t is used for des(_nsitization of the critical
receiveL- filter respo_ises.
Transversal, recursive> and decision feedback equalizers are considered for performance
improvement on the bandlimited 3 B/S signal. The channel is selected to be linear and
the Nyquist filter with _ el 0.3 is selected as the receiver filter. The BER
performan<,c of both 3 section and 5 section equalizers are shown in Figure 3.14. It can
be seen theft the 3 section equalixers are adequate and offer nearly the same performance
as the 5 section equalizers. The decision feedback eq_alizer performs slightly better,
by about 0.3 dB, than transversal oY recursive equaliser. The coded performance is also
shown.
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A variety of factors contribute to the overall hardware performance as compared to the
theoretical bound presented earlier. Realistic estimates of the hardware performance
impairments have been made and presented in this section. These estimates are based on
computer simulation, hardware measurements and observed performance characteristics of
related equipment.
Figure 4.1 and Figure 4.2 show uncoded BER probability of 3 bits/symbol signal versus
Eb/No. Receiver hardware impairment such as phase reference, sample time and bias level
errors contribute to overall BER performance. 2° variation in the carrier phase
reference, for example, can cause as much as 1.5 dB of degradation at uncoded 10_ 6 BER.
The BER probability degradation can be reduced by the use of error correcting hardware,
as Figure 4.3 shows. It indicates that BER probability improvement can be seen as RS
is used.(32,30,1)
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UNCODEDBER PROBABILITYvs. Eb/Nc
FOR 3 B/S SIGNAL
Figure 4.1
BER vs. Sam )le Tl_e
go " 4 I
IIo " -t
,,.,, _ _ _d, _
Io • -T 20 d
te o _
to " 4
-e.m -o.n e.ts e.m o.gm
D,_ - le._ OIT tqqqm Atn_
lid -
Io " -a
to "
to " -s
te .-41
to .4
ee
it
te
HER
Io " -o |
,,.., ____ _
"" _',,'_,.\C _ _
,,• 4 \ _\
tO ° -e
,,-., \ 1\
le " -e o
J
I
12 all
\J, _o J,___.
o$
llS • _I iql/llnB fry, _J_ $1._ 111.91 11.91
IN Iiz? L,_ aa_T
I_ r_uqg, e m
mql:_|ze_
" • _oo_-eeel
BER vs. Bias Levels
\ \",,.q-> _ ,o,c
\ '.. "-b:_<.x,;°,_'
\ k_j/_ ",,o, --
\ r',_o, ._--
-T
-O
*4.N "4. t_ -.e.e4 °ca o i| o_
I_ T_ m O._ _2_1 _ i_wlte)
UNCODEDBER PROBABILITY vs. SAMPLE,
PHASE AND BIAS ERRORS FOR 3 B/S SIGNAL
._. Rs(32,26o3)
\'"
_S(32.26.3)
] J ] ,_I'
UncoaeeN
I]'
NO " -t
,o " -1 Uncoded_.._
to • °|
l0 " -4
to " -9
te " -e
t_ • .4
° •
\\ Xx":
\'_ \-,
,\ 't"
_rr
to " -4
to -g
r_
T_
1o .4
tm -i
._ ._ I:=
le ..4
to -4
to -_
|o -t
to *o
tql
to .4
ilnl||il _ * O._le b_
RS(32.26.3)
J I i ,_
Uncoded j
\
>
\
go -4
|o -y
le .4
te -4
_s O[T 8tqqm_ _
ti_ I_J ° e_oo I_ee
RS(32,26,1) CODED BER PROBABILITY
vs. Eb/No FOR 3 B/S SIGNAL
Figure 4.3
\ \ "'¢\ _ ,.
,,\ \,',, \" .
\\ ",#_ o.
\\ P_ oo
_ast [_etmr¢_ e
_"" eL ;%•
)q.r5"
_7,A'5'
_]S ;S'
242
Table 4.1 provides the hardware impairment assessment for both the 2.5 bits/sec/hz and
the 3 bits/sec/hz systems. The important bottom line on the performance assessment is
that for coded 10-6 BER probability an Eb/No of 18.55 dB will be required for 2.5
bits/sec/hz system and 21.65 dB for the 3 bits/sec/hz system.
HARDWAREIMPAIRMENT SUMMARY @ 10.6 BER
Table 4.1
PARAMETER
MODULATOR
PHASE ERROR
CARRIER TRACK
PHASE ERROR
SYMBOL
TIMING ERROR
MATCHED FILTER
MISMATCH
QUANTIZATION
BIAS ERROR
LIMITING IN IF
CHANNEL FILTER
ADJACENT
CHANNEL INT.
CHANNEL
NONLINEARITY
VALUE
(comments)
1 •
2"
(0.1)Tb
DEGRADATION (dB)
5 BIT PHASE A/D (1%)
NON-IDEAL AGC & LIMITER
UNEQUALIZED ISI
EQUAL AMPLITUDE,
SEPARATED BY Rs
2.5 B/s/hz 3 B/s/hz
.3
.75
.2
.4
.3
.i
1.5
.5
.5
4.55
17.0
.3
.75
.2
.6
.4
.i
1.8
2.0
.5TWTA AT SATURATION
NET DEGRADATION 6.65
THEORETICAL ED/No REQUIRED FOR 10 -6 BER 18.0
RESTRICTED CODEC GAIN -3 -3
TOTAL ED/Nc REQUIRED FOR 10 -6 BER I 18.55 21.65
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Abstract
Modulation and coding research and development activities at the
Jet Propulsion Laboratory currently emphasize the following two
areas: Deep Space Communications Systems and advanced near-earth
Commercial Satellite Communications Systems. The Deep Space
Communication channel is extremely signal-to-noise ratio limited
and has long transmission delay. The near-earth (GEO and LEO)
satellite channel is bandwidth limited with fading and multipath.
Recent code-search efforts at JPL have found a long constraint,
low rate convolutional code (15, 1/6) which, when concatenated
with a i0 bit Reed-Solomon (RS) code provides a 2.1 dB gain over
that of the Voyager Spacecraft - the current standard. The new
JPL code is only 2 dB from the theoretical Shannon limit. A
flight qualified version of the (15, 1/6) convolutional encoder
has been implemented on the Galileo Spacecraft - to be launched
later this year. This will result in increased data return from
Jupiter in the 1990s. A decoder for this class of codes is under
development at JPL using parallel processing algorithms and VLSI
technology. An Image Statistics Decoder (ISD) has been developed,
which uses the source statistics of the image (or picture) to
modify the standard Viterbi decoding algorithm in decoding
convolutionally encoded Voyager images. This ISD, which provides
as much as 3 dB coding gain in the region of interest, will be
used as a backup decoder for Voyager's Neptune Encounter in August
1989. Other JPL activities in modulation and coding for deep
space applications will also be discussed.
NASA has played a leading role in the development of satellite
based, fixed and mobile communications for the U.S. with the work
at JPL focused on the L-band, mobile link. This link has
necessitated the development of a new highly bandwidth and power
efficient digital modem. A unique 4.8 kbps, rate 2/3 8 DPSK
Trellis Coded Modulation (TCM) scheme has been derived and
implemented which is robust in the presence of Rician fading, and
doppler shifts up to 10% of the transmitted symbol rate (2.4 ksps)
for a basic 5 kHz channel width. A compatible 4.8 kbps speech
compressor has also been developed which achieves good
intelligibility, and sound "natural" at a low implementation
complexity. New JPL activities in the Satcom area include:
meeting personal communications needs at the turn of the 21st
Century, by exploiting Ka-band; and developing the subsystem
technology for the interconnection of satellite resources by using
high rate optical inter-satellite links.
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DEEP SPACE COMMUNICATIONS
( " _ 70m ANTENNA & ARRAY
LOW NOISE RECEIVER
HIGH POWER TRANSMITTER
5m SPACECRAFT ANTENNA
LOW POWER TRANSMITTER
TELEMETRY IS THE PROBLEM
• HIGH DATA RATES FOR IMAGING
• LOW SNRs
• CODING IS CRITICAL TO TELEMETRY
• ENCODERS MUST BE SMALL, LIGHT, LOW POWER
• DECODERS TEND TO BE VERY COMPLEX
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THE 2 dB CODE SEARCH
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CONCATENATED CODING SYSTEM BLOCK DIAGRAM
• BASEUNE PERFORMANCE: BER = 10_
• BASELINE CODE: VOYAGER AT URANUS
(7, 1/21 + 8-bitRS Required F_/No = 2.53 dB
• SIMULATED PERFORMANCE OF CONCATENATED CODES WITH 10-bit REED-SOLOMON
OUTER CODE
INNER CONVOLUTIONAL CODES EJN,,
(13, 1/4) 0.84 dB
{13, 1/5) 0.68 dB
(14, 114) 0.74 dB
(14, 115) 0.57 dB
(15, 1/4) 0.80 dB
(15, 115) 0.50 dB
114, 1/6) 0.47 dB
,_'('15;';116).,,-,........ - ......L 0.42 dB] = 2.11 dBGain
We search for codes that will provide significant improvement, say
2 dB, over our Voyager baaellne system (7, 1/2) convolutlonal
code as the inner code (with Viterbl dscoding_ and an 8-bit (255,
223) Reed-Solomon code as the outer code. We use the criterion of
minimizing required bit SNR, for a given value of desired BER, for
the goodness of code. The code space is astronomically large for
long constraint length low rate convolutlonal codes. Using
educated guesses combined with the idea that good codes generate
good codes, we selectively search for good codes. These codes
performance are determined by computer simulation. The decoder
complexity is manageable by using concurrent processing technique
and VLSI technology.
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IMAGE STATISTICS DECODER (ISD)
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Maximum likelihood (or Viterbi) assumes that all codewords are a
priori equally llkely to be transmitted, this decoding scheme
retrieves the most likely Bent codeword. In some cases, though,
codewords are not all equally likely to be transmitted. In
Voyager images, for example, pixel to pixel variations are not
completely random. They are much more likely to be small than
large. In this case, a decoder which makes use of the source
statistics should perform better than a Viterbi decoder. (Image
compression uses these statistics to lower the transmission rate
and thus raise symbol SNR, but some Voyager images are sent
uncompressed because of spacecraft limitations; also, an
alternative would be valuable in the unlikely event of a data
compressor failure before Neptune encounter in 1989.) This is
exactly what our ISD does. It amounts to an additional term to
the usual Viterbi decoder.
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DE CODER
• Objectives:
v' Develop, Build, test, and demonstrate a prototype Viterbr decoder for
the DSN capable of using (15,1/6) convolutional codes, leading
to flight tests with Galileo's (15,1/4) encoder
• Requirements:
_' Performance:
- Constraint length up to 15, programmable
- Code rate 1/2 to 1/6, programmable
- Data rate 1.1 Mbit/s (Galileo 115, 134 Kb/s)
- Node synch using frame synch pattern, programmable
- Node synch using metric growth rate
- Include full self-test capability
DSN Compatible
TCT Now TPA
A
i
,=L,_' C°mpute!/.M°nit°r/C°ntr°l I
_'_ Node Synch ]
_* .Assembly I
_-_,,'_ -","t I _mbty'
4, V
I
Comparalor l
Shnulator "_ • As._.mbly J.,A_ssembly
The major complexity driver of the decoder is constraint length,
since the amount of hardware is roughly proportional to the number
of states which is 2 to the (K-l), where K is the constraint
length. Hence, a decoder for K = 15 is approximately 256 times
more complex than a decoder for K = 7. Using concurrent
processing techniques, such a complex decoder can be built, with
current VLSI technology, within reasonable size limitations. The
decoder is under development. It will be ready in 1991, before
Galileo reaches Jupiter in 1995.
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MODULATION & CODING FOR SATCOM APPLICATIONS
OPTICAL __
MOBILE PERSONAL
COMMUNICATIONS COMMUNICATIONS
MODULATION & CODING ARE CRITICAL TO
EFFICIENT USE OF SATELLITE RESOURCES
• BANDWIDTH
• POWER
• ORBITAL SLOT
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Performance of Galileo Codes
The new encoder ....
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Due to the Space Shuttle Challenger's accident, the launch of the
Galileo spacecraft to orbit Jupiter (aM to drop a probe Into the
atmosphere of Jupiter) was delayed. The delay wlll require new
trajectory that makes the communication distance from Galileo to
Earth much longer than the original trajectory. We install a
(15, 1/4) convolutlonal code on Galileo -- the RS code remains to
be 8-bit (255, 223). This gives about 1.5 dB over the original
(7, 1/2) code. This provides significant performance improvement
with minimal impact on the existing Galileo design.
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4800 BPS 8DPSK TCM MODEM
MODULATOR
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THE MSAT-X 8DPSK TCM MODEM IS A POWER AND BANDWIDTH EFFICIENT,
NARROWBAND MODEM DESIGNED TO COMBAT THE PROPAGATION EFFECTS
OF THE L-BAND LAND-MOBILE SATELLITE CHANNEL. THE TYPICAL CHANNEL
IMPAIRMENTS CONSIST OF MULTIPATH (RICIAN) FADING AND VEGETATIVE
SHADOWING. THE MODULATOR TRELLIS ENCODES, INTERLEAVES, AND
DIFFERENTIALLY ENCODES THE INPUT DATA BEFORE CONVERTING THE
DATA TO PULSE SHAPED I AND Q WAVEFORMS FOR TRANSMISSION THROUGH
THE CHANNEL. THE DEMODULATOR IS IMPLEMENTED WITH A FEEDFORWARD
ARCHITECTURE TO COMBAT THE EFFECTS OF FADES, AND EMPLOYS
DIFFERENTIAL DETECTION USING A NOVEL MATCHED FILTERING AND
DOPPLER ESTIMATION/CORRECTION ALGORITHM TO RECOVER THE
TRANSMITTED DATA. THE DATA IS THEN DEINTERLEAVED AND DECODED
TO PRODUCE AN ESTIMATE OF THE BASEBAND DIGITAL DATA. EXPERIMENTAL
RESULTS HAVE SHOWN THAT THE CURRENT IMPLEMENTATION OF THE
MODEM PERFORMS WITHIN 1 dB OF SIMULATION RESULTS.
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VECTOR ADAPTIVE PREDICTIVE CODING
UC-SANTA BARBARA
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UCSB VECTOR ADAPTIVE PREDICTIVE CODING
THE VAPC ALGORITHM COMBINES LINEAR PREDICTION WITH VECTOR QUANTIZATION.
ADAPTIVE LINEAR PREDICTORS ARE UTILIZED TO REMOVE REDUNDANCY FROM THE
SPEECH WAVEFORMS. THE REMAINING PREDICTION ERROR IS THEN QUANTIZED BY
EMPLOYING VECTOR QUANTIZATION. THE USE OF VECTOR QUANTIZATION ALLOWS
THE CODING OF THE ERROR SIGNAL AT RATES BELOW ONE BIT PER SAMPLE - AN
ESSENTIAL CHARACTERISTIC FOR LOW BIT RATE COMPRESSION.
THE ENCODING PROCESS BEGINS WITH A LONG DELAY PREDICTOR TO REMOVE THE
REDUNDANCY CORRESPONDING TO THE PITCH STRUCTURE OF SPEECH. A SHORT
DELAY PREDICTOR FOLLOWS TO REMOVE INFORMATION ROUGHLY CORRESPONDING
TO THE FORMANT STRUCTURE OF SPEECH. THE REMAINING ERROR SIGNAL IS
QUANTIZED AS TIME SEQUENCES OR VECTORS BY EXHAUSTIVELY COMPARING
THE ERROR VECTORS TO STORED VECTORS AND CHOOSING THE STORED VALUES
THAT MINIMIZE THE MEAN SQUARED ERROR.
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MULTIPLE SYMBOL DIFFERENTIAL
DETECTION OF MPSK
MULTIPLE BIT DETECTOR
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8 DPSK PERFORMANCE
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CONVENTIONAL DIFFERENTIAL DETECTION OF MPSK (MDPSK) USES THE PREVIOUS SYMBOL AS
A DEMODULATION REFERENCE FOR THE CURRENT SYMBOL. THE ERROR PROBABILITY
PERFORMANCE OF BINARY DPSK VARIES AS EXP(-Es/No).
MULTIPLE SYMBOL DIFFERENTIAL DETECTION OF MPSK OBSERVES THE RECEIVED SIGNAL
PLUS NOISE OVER N (MORE THAN TWO) SYMBOL INTERVALS. A MAXIMUM-LIKELIHOOD
SEQUENCE ESTIMATION ALGORITHM IS USED TO DETECT THE CURRENT SYMBOL USING ALL
OF THE PREVIOUS SYMBOLS. IT REQUIRES IDENTICAL DIFFERENTIAL ENCODING OF THE
INPUT DATA PHASES AS FOR CONVENTIONAL (N=2) DIFFERENTIAL DETECTION. THE ERROR
PROBABILITY VARIES BETWEEN THAT FOR CONVENTIONAL DIFFERENTIAL DETECTION AND
COHERENT DETECTION. IN THE LIMIT OF INFINITE SYMBOL OBSERVATION, THE ERROR
PROBABILITY BECOMES IDENTICAL TO THAT OF COHERENT DETECTION OF MPSK WITH
DIFFERENTIALLY ENCODED INPUT PHASES. IN PRACTICE, WITH ONLY A FEW ADDITIONAL
OBSERVATION INTERVALS, ONE CAN APPROACH COHERENT DETECTION PERFORMANCE.
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ADVANCED OPTICAL MODULATION
o
FREQUENCY STABILIZED LASER WITH
TEMPERATURE AND PIEZO-ELECTRIC
TUNING CAPABILITIES
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BLOCK DIAGRAM OF A COHERENT
OPTICAL LINK
THIS WORK IS FOCUSED ON THE KEY TECHNOLOGIES REQUIRED FOR THE
DEVELOPMENT OF COHERENT FREE SPACE OPTICAL COMMUNICATIONS. RECENT
DEVELOPMENTS OF FREQUENCY-STABILIZED SOLID STATE LASERS WILL PERMIT THE
REALIZATION OF PHASE COHERENT FREE-SPACE OPTICAL COMMUNICATION SYSTEMS
PREVIOUSLY NOT ACHIEVABLE WITH SEMICONDUCTOR LASERS. POTENTIAL DATA
MODULATION SCHEMES FOR COHERENT OPTICAL LINKS INCLUDE PULSE POSITION
MODULATION, FREQUENCY SHIFT KEYING AND PHASE SHIFT KEYING. CURRENTLY,
WORK IS UNDERWAY FOR A LOW DATA RATE PHASE COHERENT SYSTEM
DEMONSTRATION USING BINARY PPM. THE EVENTUAL GOAL IS TO DEVELOP THE
TECHNOLOGY AND SYSTEM ARCHITECTURE SUITABLE FOR HIGH DATA RATE PSK
SYSTEMS.
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JET PROPULSION LABORATORY
OTHER ACTIVITIES
CPM/TRELLIS ENCODING
0 MOBILE SATELLITE APPLICATIONS
0 OFFERS GOOD POWERPERFORMANCEAND SPECTRAL EFFICIENCY
CODING DIVERSITY FOR SOUND BROADCASTING SATELLITE (SBSAT)
APPLICATIONS
0 TRELLIS CODING COMBINED WITH MULTIPLE SYMBOL DIFFERENTIAL
DETECTION OF MPSK HAS ADVANTAGES OVER CONVENTIONAL
DIFFERENTIAL DETECTION OF CONVOLUTIONALLY ENCODED MPSK
0 ALLOWS MORE CHANNELS TO BE ACCOMMODATED WITHIN A GIVEN
BANDWIDTH AND AVAILABLE SATELLITE POWER
0 ENABLES DIVERSITY RECEPTION
VARIABLE RATE MODEM FOR HIGH FREOUENCY BAND PERSONAL ACCESS
SATELLITE SYSTEM (PASS)
0 A PRACTICAL WAY TO COMBAT RAIN ATTENUATION FOR HIGH
FREQUENCY COMMUNICATIONS CHANNEL
CONTINUOUS PHASE MODULATION (CPM) HAS A CONSTANT ENVELOPE AND GOOD SPECTRAL
PROPERTIES, I.E., LOW OUT-OF-BAND POWER. CPM COUPLED WITH TRELLIS ENCODING CAN
EFFICIENTLY UTILIZE THE AVAILABLE SATELLITE POWER AND BANDWIDTH, BOTH OF WHICH
ARE PRECIOUS FOR A MOBILE SATELLITE SYSTEM.
SOUND BROADCASTING SATELLITE (SBSAT) CHANNELS SUFFER FREQUENCY AND TIME
SELECTIVE FADING, WHICH CAN BE OVERCOME THROUGH CHANNEL DIVERSITY, I.E., BY
PROVIDING A LARGE NUMBER OF CHANNELS THAT USERS CAN SELECTIVELY TUNE IN.
TRELLIS CODING COMBINED WITH MULTIPLE SYMBOL DIFFERENTIAL DETECTION OF MPSK
HAS BETTER SPECTRAL EFFICIENCY AND POWER PERFORMANCETHAN CONVENTIONAL
DIFFERENTIAL DETECTION OF CONVOLUTIONALLY ENCODED MPSK, HENCE MORE
CHANNELS OR SELECTION FOR A GIVEN BANDWIDTH AND SATELLITE POWER.
A PERSONAL ACCESS SATELLITE SYSTEM (PASS) OPERATING AT KA-BAND WOULD PROVIDE A
DIVERSITY OF SERVICES TO USERS IN CONUS USING SMALL HAND-HELD TERMINALS. TO
COMBAT THE SEVERE RAIN ATTENUATION AT KA BAND, A VARIABLE RATE MODEM (.1- 4.8
KBPS) IS BEING INVESTIGATED. THIS MODEM CAN AUTOMATICALLY DETECT AND/OR
INITIATE THE CHANGE OF DATA RATE WITHOUT NETWORK COORDINATION.
256
N92-22
DIGITAL SYNCHRONIZATION AND COMMUNICATION TECHNIQUES
William C. Lindsey
Lincom Corporation
Los Angles, California 90024
RESEARCH IN DIGITAL SYNCHRONIZATION AND COMMUNICATIONS
DIGITAL CODING/MODULATION UNDER INVESTIGATION
. MPSK (BPSK, QPSK, OQPSK, MSK) -j
• MDPSK (DBPSK, DQPSK, ODQPSK, DMsK_OFFSET VS NON-OFFSET
• CONVOLUTIONAL CODES AND TRELLIS-CODED MODULATION
• BANDWIDTH EFFICIENT
CHANNELS UNDER INVESTIGATION
• AWGN
• RAYLEIGH/RIC E/SCINTILLATION
• JAMMED
RESEARCH EMPHASIZES
(_. RAPID ACQUISITION WITH HIGH PROBABILITY
ACQ
TRACK f!
AVOIDING HANG-UP DURING ACQUISITION
AVOIDING CYCLE SLIPPING
MINIMIZE TRACKING JITTER
ELIMINATE PHASE AMBIGUITIES
ACHIEVING PERFORMANCE OF CODED-COHERENT COMMUNICATIONS
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DIGITAL SYNCHRONIZATION PROJECT MOTIVATION
FUTURE COMMUNICATION MODEMS ARE LIKELY TOO EMPLOY ALL DIGITAL
IMPLEMENTATIONS AS THE DIGITAL SIGNAL PROCESSING SPEED BARRIER BETWEEN
DIGITAL AND ANALOG HARDWARE RISES DUE TO EMERGING TECHNOLOGIES, E.G.,
VLSI.
COHERENT(C)VS. DIFFERENTIALLY COHERENT(DC)
VS. NONCOHERENT (NC) DETECTION IN MODEMS
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Desired Modem Implementation
li i i ii
CLOCK
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ComplexAjD
Demodulator
VLSI or
Gate Array
----- Data
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CONSTANT MODULUS
NON-CONSTANT MODULUS
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DECISION DIRECTED
NON-DECISION DIRECTED
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SALIENT CHARACTERISTICS OF OPEN LOOP
DIGITAL SYNCHRONIZERS
• DERIVED FROM ADAPTIVE FILTERING THEORY
• DO NOT REQUIRE LOCALLY GENERATED SYNC REFERENCE BY MEANS OF A VCO OR NCO
• SYNC REFERENCE IS NON-CONSTANT MODULUS
• DOES NOT REQUIRE A PHASE-ERROR MEASUREMENT TO UPDATE PHASE ESTIMATE
OPEN LOOP PHASE AND FREQUENCY ESTIMATOR
MATCHED FILTER
OUTPUT SAMPLE
x(n)
' RLS I
ESTIMATOR
' OF k = exp(j _od)l
NOISY REFERENCE
SAMPLE
t
r(n+l)
13 - SAMPLE WEIGHTING FACTOR
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EXPONENTIALLY WEIGHTED PHASE ESTIMATOR LEARNING CURVES.
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A Digital Receiver Structure Utilizing an Open Loop
Estimator in a Decision-Directed Architecture
x(n) = d(n)e j°(n) +_(n)
A
r(n) = A(n) e Je (n)
II
II
!.........................................................5
Vector Estimator
The BER Learning Curve of the Exponentially Weighted
Estimator for QPSK Modulation (Eb/No=2dB)
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SIMULATED STEADY STATE WATERFALL CURVE OF THE EW DD
ESTIMATOR FOR SQPSK MODULATION. 13= 0.875
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SIMULATED STEADY STATE WATERFALL CURVE OF THE EW DD
ESTIMATOR FOR QPSK MODULATION. 13= 0.875
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PROBABILITY OF REMAINING IN A HANGUP CONDITION FOR
BPSK MODULATION. R = 2dB, 13 = 0.875.
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PROBABILITY OF REMAINING IN A HANGUP CONDITION FOR
QPSK MODULATION. R b = 2dB, (3 = 0.875.
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'S' CURVE FOR A DECISION-DIRECTED BPSKAND
QPSK LOOP EW ESTIMATORS
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Motivation For Research
Modems used in burst mode communication systems (TDMA or
FHSS) or a fading channel typically use noncoherent demodulation
techniques
- PLL structures and fast acquisition with high probability
requirements are not compatible
- Coherent demodulation improves the performance
• Technology advances favor digital receiver structures
- VLS! or gate array implementations can significantly reduce
the cost, size, and possibly power consumption while improving
the reliability of modems.
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RESEARCH PURPOSE
The purpose of this research is to devise an
trol coding scheme to achieve large coding gain
reliability by using coded modulation
error con-
and high
with reduced de-
coding complexity.
* Supported by NASA Grants NAG 5-931 and NAG 5-557.
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CODED MODULATION ALONE
• To achieve a 3 to 5 dB coding gain and moderate relia-
bility, the decoding complexity is quite modest.
• In fact, to achieve a 3 dB coding gain, the decoding
complexity is quite simple, no matter whether trellis
coded modulation (TCM) or block coded modu-
lation (BCM) is used.
• However, to achieve coding gains exceeding 5 dB, the de-
coding complexity increases drastically, and the imple-
mentation of the decoder becomes very expensive and
unpractical.
27O
A BASIC QUESTION
• How can we achieve large coding gains and high reliabil-
ity by using coded modulation with reduced decoding
complexity ?
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AN ANSWER
• Use coded modulation in conjunction with concate-
nated (or cascaded) coding.
• A good short bandwidth efficient modulation code
(trellis or block) is used as the inner code and rela-
tively powerful Reed-Solomon (RS) code is used as the
outer code.
• With properly chosen inner and outer codes, a concate-
nated coded modulation scheme not only can achieve
large coding gains and high reliability with good band-
width efficiency but also can be practically implemente4
• This combination of coded modulation and concate-
nated coding really offers a way of achieving the best
of three worlds, reliability and coding gain, bandwidth
efficiency and decoding complexity.
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PROPOSED SCHEME
A concatenated ( or cascaded ) coded modulation
scheme.
For NASA high-speed satellite communications for
large data file transfer where very high reliability is
required.
The outer code C2 is an (n2, k2) RS code with
symbols from GF (2b).
• The outer code is interleaved to a depth of m.
• The inner code is a bandwidth efficient block
M-ary PSK code of length nl and dimension
kl = rob.
• Under the same research project, we have investi-
gated concatenated coding with TCM inner codes.
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THE OVERALL
CONCATENATED CODED MODULATION SCHEME
• The outer code C2 is an (n,, ks ) RS code over GF(2_),
which is designed to correct t_ or fewer symbol errors
with 0 _< t_ _ [(n_-k_ )/2J.
• The inner
dimension
code C,
where k, = mb.
is a 2'-PSK code of length n, and
i----1
• The outer code C, is interleaved to a depth of m.
• The encoding consists of two stages, the outer and inner
encodings.
• The decoding consists of two stages, the inner and outer
decodings.
• When the receiver fails to decode a received block, the
block is erased and the receiver raises a flag.
• In the event of an erasure, we could either request a re-
transmission or accept the erroneous blockwith alarm.
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ERROR PERFORMANCE
OF THE OVERALL SCHEME
• Let Pc, P.. and P., be the probabilities of a correct
decoding, an erasure and an incorrect decoding for an
entire received code block respectively.
• Lower bound on Pc and upper bounds on P,,
have been derived for an AWGN channel.
and P.,
• Let t5 denote a lower bound on Pc.
• Then 1-Po is an upper bound on the total probability
of a decoding failure and a decoding error.
• Let /5 denote an upper bound on P,,.
• The performance of the proposed concatenated coded
modulation scheme is measured by the pair, /5 and
1-P .
• We can compute the coding gains of the proposed
scheme over the uncoded QPSK modulation system
either in terms of decoded block-error rates or in
terms of decoded bit-error rates.
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• For data file transfer, the block-error rates should be
used as the measure of the error performance of the
scheme.
• There are two types of bit-error rates, denoted P,, and
P,2.
• P_, is computed based on the block error probability
t='., using the approximation,
P,. = (d,/2_, )" p..
• P,, is a measure of bit-error performance of the pro-
posed scheme when retransmission is allowed.
• P,_ is computed based on the total probability 1-Po of
a decoding failure and a decoding error of a code block
using the approximation,
P,, = (d /2n, ) - P. )
• P,_ is used as the measure of bit-error performance of
the scheme when retransmission is not available or al-
lowed.
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TWO SPECIFIC
CONCATENATED CODED MODULATION SCHEMES
SCHEME- I
• The outer code C, is the NASA standard (255,223) RS
code over GF(2') which has minimum distance 33. It is
used to correct up to 16 symbol errors.
• The inner code C, is an 8-PSK code with n, = 8, k, =
16, D[C, ]= 4, R[C, ]= 1 and if[C, ]= 3 dB (over uncoded
QPSK).
• The outer code is interleaved to a depth of m = 2.
• The overall effective rate of the scheme is
R.. = (k,/n_ ). R[C,] = O.875.
The inner code has a 4-state trellis structure and can
be decoded with a soft-decision Viterbi decoder.
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ERROR PERFORMANCE
• With SNR = 9 dB/symbol (6.57 dB/infor, bit),
P,, <_ 6.28 x 10 -2`
l-P, < 4.95 x 10-"
• With SNR = 10 dB/symbol (5.57 dB/infor, bit),
P,, < 6.80 x 10-"
and 1-Pc is very small.
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V-4'
CODING GAIN OVER QPSK
• At the block-error rate = 10-',
G. = 8 dB/symbol.
• At the block-error rate = 10 -'° ,
G, = 9 dB/symbol.
• At the bit-error rate P,1 = 10-",
G,, = 9.80 riB/symbol (9.20 dB/infor, bit).
The required SNR to achieve
riB/symbol (4.60 dB/infor, bit).
P_, = 10 -1, is 7.10
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• At the bit-error rate P_, = 10-',
G,, - 5.52 dB/symbol (4.94 dB/infor, bit).
The required SNR to achieve
riB/symbol (5.61 dB/infor, bit).
P_, = 10-' is 8.04
• At the bit-error rate P_ = 10 -'° ,
G,2 = 7.60 dB/symbol (7.02 dB/infor, bit).
The required SNR to achieve
dB/symbol (6.07 dB/infor, bit).
P_, =10 -'° is 8.50
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Figure 2 Error performance of the 4-state 8-PSK block code (the 4-th code in Table 1)
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Figure 3 The total probability of a decoding failure and a decoding error for the concatenated
coded modulation scheme with the (255,223) RS outer code and the 4-state 8-PSK
block inner code (the 4-th code in Table 1)
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with the (255,223) RS outer code and the 4_tate 8-PSK block inner code (the 4-th
code in Table 1)
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SCHEME- II
• The outer code is the NASA standard (255,223) RS code
over GF(2').
• The inner code C, is an 8-PSK code of length 16 and
dimension k, -36 with D[C, ]- 4, RIG1 ]--9/8 and
_[C, ]=3.52 dB (over uncoded QPSK).
• The outer code is interleaved to a depth of m = 9.
• The overall effective rate of the scheme is
R., = (223/255). (9/8) = 0.9838.
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The inner code has a 16-state trellis diagram which con-
sists of two identical parallel 8-state trellis sub-diagrams
with no cross connection between them.
• The probability of an incorrect decoding for this code is
,_]2(9-4,1_)p)
< 248 erfc(_fp-) + 1920 erfc(N]2(2-,]2)p) + 30720 erIck _ ..
+ 15360 erfc(q2(823'f2)P) + 16384 erfc(2qi2-_f2)p)
erfc(N /2(16- 7_)p)+ 245760 erfc(N/3(823_-2)P) + 262144 2
At the 10-' decoded block error rate, this inner code
provides a 2.20 dB real coding gain over the uncoded
QPSK.
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ERROR PERFORMANCE
• With SNR = 10 riB/symbol (or 7.06 dB/infor, bit),
287
CODING GAIN
• At the block-error rate = 10-',
G_ = 7 dB/symbol.
• At the block-error rate = 10 -'° ,
G, = 8 dB/symbol.
• At the bit-error rate P_, = 10 TM ,
Gb, = 15 dB/symbol.
• At the bit-error rate P_ = 10 -_° ,
G_ = 6.26 dB/symbol (6.19 dB/infor, bit).
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Figure 5 Error performance of the 16--state 8-PSK block inner code (the 5-th code in Table 1)
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coded modulation scheme with the (255,223) RS outer code and the 16-state 8-PSK
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REMARK
• The inner code decoder can be implememted to perform
both decoding and erasure operations.
• In this case, the outer code decoder is devised to correct
both symbol errors and erasures.
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CELLULAR RADIO INTERNODAL NETWORK
REGION A
REGION B
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BUSINESS/RESIDENTIALV DEOPHONESERVICE
CHARACTERISTICS:
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COMMUNICATION SYSTEMS CHARACTERISTICS
• 27.5-30.0 GHz UPLINK 17.7-20.2 GHz DOWNLINK
• TDMA WITH BAMA
• MW MATRIX SWITCH MODE
220 MSPS UPLINK 220 MSPS DOWNLINK
(NOTE-EXPERIMENTS POSSIBLE AT ANY BIT RATE AND
MODULATION IN EITHERTDMA OR FDMA FORMAT)
• BASEBAND PBOCESSORMODE
FOUR-27.5 MSPS TWO-110 MSPS DOWNLINKS
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SMSK MODULATION IN BASEBAND PBOCESSORMODE
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COMMUNICATIONSATELLITES
INTRODUCTION
NASAINTRODUCEDTHEFIRSTANDONLY(ASOF NOW)PROFITABLEUSEOF SPACE
WHENITLAUNCHEDTHEFIRSTCOI_UNICATIONSATELLITEIN1963
SINCETHEN,THROUGHBOTHNASAANDINDUSTRYINNOVATIONTHECOMMUNICATION
SATELLITEINDUSTRYHASGROWNTOPROVIDE$3,5B/YR,INREVENUESANDTO BE
ONEOFMAJORGLOBALINFLUENCE
0 THEINFORMATIONAGEISMAKINGNEWDEMANDS
0 TERRESTRIALFIBEROPTICSISBECOMINGA COMPETITOR
NEWCOMMUNICATIONSATELLITETECHNOLOGIESPRO!41SETOMEETINCREASING
DEfeNDSANDENABLENEWSERVICES
CURRENT SYSTEM
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SPACECRAr'T
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OTHERS
302
COMMUNICATIONSATELLITES
CONCLUSION
COMMUNICATIONSATELLITESPLAYEDKEYROLEINENABLINGINFORMATIONERAAND
CREATINGONEGLOBALCOMMUNITY
NEWTECHNOLOGIESSUCHAS TERRESTRIALFIBEROPTICSWILLCOMPETEANDFORCE
MARKETSHIFTS
o NEWEMERGINGINFORMATIONA DCOMMUNICATIONNEEDSWILLINCREASEDEMAND
NEWMODULATIONANDCODINGTECHNOLOGIESWILLBE ININCREASINGDEMANDTO
ENAHLEANDENHANCETHESENEWSERVICES
CABLE TV
PICTURE PHONE
NETWORK
SMALL TERMINAL
SINGLE HOP
VOICE/DA TA/Tq DEO
FULL MESH NETWORK
HEAD END
II I1 II ,' DiST_OtnlON
U _ L' / NETWOR_
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COMMUNICATIONSATELLITES
EASEINSETTINGUPLINK
BROADCASTMODE
TRANSPORTABLE/MOBILE
DISTANCEINSENSITIVE
ADVANTAGES
BANDWIDTH
DELAY
PATHLENGTH
LIMITATIONS
0
BENEFITSTONASA
OFFERSSOLUTIONTONASA'SBURGEONINGNEEDFORADVANCEDHIGHERCAPACITY
TELECOMMUNICATIONSSY TEMSTOSUPPORTFUTURESHUTTLE,SPACESTATION,A!ID
SCIENCENEEDS.
WILLINFUSESTATE-OF-THE-ARTSA ELLITETECHNOLOGYINTONASA'SCONTINUED
MODERNIZATIONF ITSINFORMATIONSYSTEMSNETWORK.
GREATLYIMPROVEDACCESSBY PI'SANDOTHERSTO SPACESCIENCEDATA,BOTH
REAL-TIMEANDARCHIVED.
WILLENABLE'SPACE'TOBECOMEA PARTOF EXPERIMENTERANDEDUCATOR'S
LABORATORYORCLASSROOMTHROUGHTELEPRESENCE(MONITORING_ CONTROLOF
EXPERIMENTS).
304
Functional Overview of the ACTS Flight Segment
FLIGHT SYSTEM MULTIBEAM
COMMUNICATIONS
| (liaR) hiPACKAGE I1 MICROWAVE
CHANNEL M CHANNEL
RECEIVER | I | I_;£UA, ND il |TflANSMITTER
I--I PROCESSOR r/ (L.R) 3.3 METER, 20 GHZTRANSMIT ANTENNA
COMMUNICATIONSATELLITES
BENEFITSOF NEW MODULATIONAND CODINGTECHNOLOGIES
o CONSERVEBANDWIDTH
o CONSERVEPOWER
o IMPROVELINKAVAILABILITY
0 IMPROVEINFORIfATIONINTEGRITY
0 IMPROVEINFORmaTIONSECURITY
305
COMMUNICATIONSATELLITES
CURRENTAPPLICATIONS
0 TELEVISIONPROGRAMDISTRIBUTION
o LONGHAULTELEPHONE
o DATATRANSMISSION
o BUSINESSCOMMUNICATIONS( TARNETWORK)
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ADVANCED TRACKING AND DATA RELAY SATELLITE SYSTEM
Daniel Stern
NASA Headquarters
Washington, D.C. 20546
ADVANCED TDRSS
PURPOSE:
• Provide NASA needs for satellite tracking and
communications through the year 2012
Maintain and augment the current TDRS System when
available satellite resources are expended in the latter
part of the next decade
Provide the necessary ground upgrade to support the
augmented services
Introduce new technology to reduce system life-cycle
cost.
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ATDRSS Configuration
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TDRS LAUNCH SCHEDULE
TDRS 1 - Launched 4/83; Degraded Capability
TDRS 2 - Lost in Challenger accident 1/86
TDRS 3 - Launched 9/88
TDRS 4 - Launched 3/89; replaced F-1
TDRS 5 - In orbit spare in 1990
TDRS 6 - Ground spare or fourth satellite in constellation
TDRS 7 - Replacement spacecraft; available 1992
TDRS 8 - Optional spacecraft; not available before 1994
ATDRS - Advanced TDRS; not available before July 1997
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ADVANCED TDRSS STATUS
• Completed 18-month Conceptual Design Studies (Phase A) in
March; Ford, GE, Hughes, Lockheed, TRW
• Phase B RFP to be released in August 1989 for a competitive
award to multiple contractors
• Delivery of the first ATDRS is planned for July, 1997
ATDRSS
PROGRAM SCHEDULE
cYI8° I 87 I '' I " I
Study _p'Phase RFP
Study T Phase IContracts Start A n
9°l't I '2 I°-:-_t "--_-I'Sl'° I';1" I
Requiremenls Definition V
Phase B RFP V
Start Planning Phase
Development RFP V
Start S/C Development Y
ATD.S-,ATD.S-2
PhaseOlD V _--
Assembly Complete
Ready for Launch
3O9
TDRSS EVOLUTION
_-J_C LU1995
TDRSS % 1997 _
STER _/_DVANCED _ 2000+
NEW
• Capability • 8 SA's • 650 MBPS • Cross Links
Increase to Return
8 SA's with • Enhanced • Gee. • Direct Data
4th Spacecraft S-Band Coverage Distribution
• Ka-User • Increased • Laser Links
SGL Spacecraft
• Satellite autonomy • Interoperabllllywith Foreign
Expansion • Demand DSR's
Capability Access
• Navigation (study)
Beacon
(study)
POTENTIAL SERVICES
UNDER EVALUATION
• Cost vs. benefit of closing the zone of exclusion
• Increased single access capacity (>300 Mb/sec)
• Direct downlink to some locations or users
• Demand Access on MA channels
• Interoperability with other data relay satellite systems
• Increased satellite reliability and redundancy
• GEe user coverage
• Command/Navigation Broadcast (Beacon)
• Pre-Operational Demonstration (Satellite Expansion)
Status
Defer
v'
Defer
Study
Defer
v"
v'
Study
v'
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TDRSS / ATDRSS
BASELINE SERVICE COMPARISON
No. of Channels
1996 TDRSS 2003 Advanced
Cluster TDRSSMax. Rate (MBPS)Single Access
FWD ........................ 0.3 8 4' + SpareS-Band
RTN .......................... 6
FWD ........................ 25Ku-Band 8 4' + SpareRTN ........................ 300
FWD ........................ 50 4' + SpareKa.Band
RTN ....................... 650
Total No. of Independent
Pointable Antennas 8 8 + 2 Spare
ATDRSSTDRSS
I
FWD ............................................................... 4@ 10 KBPS ........... 8 @ 10 KBPS (+3dBW)l
RTN ................................................................ 20 @ 50 KBPS ......... 12 @ 3 MBPS** IMulllple Access
ATDRSSTDRSS
I Tracking Accuracy 150 M, 3 c
Study improvement
to 50M, 3 c
* Minimum- possibly larger "* MA Gain equal to TDRS Single Access - S-Band
QPSK
• Expansion to Ka-Band obviates need for
highly bandwidth-efficient modulation
techniques
• Minimizes User and Spacecraft impact
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ATDRSS MODULATIONS
Telecommand:
Telemetry:
• DG1, mode 1+2
• DG1, mode 3
• DG2
SQPN and data
• PN Range and Command Channel
PN Spread for <_300 KBPS
• New 50 MBPS Ka-Band is
Balanced SQPSK
SQPN and data
• PN Spead al Lower Rates
PSK in quadrature
= Only I-Channel is PN Spread
BPSK, QPSK, SQPSK
• Unbalanced and Balanced Mode
• SQPSK Used for Equal
I & Q Data Rates
ATDRSS SIGNAL PARAMETERS
• Bent-Pipe as TDRS
• 1 x 10 .5 BER
• Convolutional Encoding/Viterbi Decoding
at 1/2 & 1/3 rates for some modes as in TDRS
- User can provide own End-to-End Encoding
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CONCLUSIONS
• No ATDRS Spacecraft Requirement for New Modulation
Techniques
• Data Rate of 650 MBps is Required
Opportunities Exist for Applications of Advanced
Modulation Techniques for Ground Data
Distribution
• Space Station Freedom Requirement for 650 MBps Data Some
Time After the Year 2000
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INTERNATIONAL COMMUNICATIONS SATELLITE SYSTEMS
William W. Wu
INTELSAT
Washington, D.C. 20546
ABSTRACT
Ten satellite systems for international communication are briefly
described. Modulation and coding schemes on some of these systems
are highlighted.
An invited paper to be presented at the Advanced Modulation and
Coding Technology Conference, sponsored by NASA Lewis Research
Center, June 21-22, 1989.
PRECEDING PAGE BLANK NOT RLMED
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1.0 Introduction
After a quarter century of innovation, development,
cooperation and services, satellite communications have had
significant world wide impact and brings people closer than ever
before. International satellite communications has increased by a
factor of more than one hundred. Nearly two hundred countries and
territories use satellite for television, radio, telephone and data
services. As technology advances, service requirements and traffic
patterns change, the interests of satellite communication
communities also change. Among the changes is the creation of
multiple international communication satellite systems.
In this paper an attempt is made to highlight these
systems. Among the international systems considered are:
• INTELSAT
• INMARSAT
• MOLNIYA - STATSIONAR
• EUTELSAT
• ORION
• ARABSAT
• ASIASAT
• ASTRA
• PANAMSAT
• HISPASAT
Although some of these systems are regional, in this paper a system
is referred to as international if its operation is beyond the
boundary of a single nationality. Otherwise they are referred to
as domestic or national systems. A glance at some of the
synchronous orbit satellites is shown in Figure 1 [i].
2.0 INTELSAT
INTELSAT is the international telecommunication satellite
cooperative established by the world wide treaty. With 15
satellites the INTELSAT system covers all three oceanic regions
over the globe. Its membership contains 115 countries and link
together more than 165 countries and territories. At present,
there are more than one thousand ground stations utilizing
INTELSAT's space segments. Technically, INTELSAT was the first to
use channelized repeater in INTELSAT IV, the first to exploit
spatial re-use of frequencies in IS-IVA, the first to combine
spatial and polarization frequency re-use in INTELSAT V, the first
to implement high speed TDMA and SS/TDMA in INTELSAT VI, the first
to use a linearizer in INTELSAT VII. Most of all, all INTELSAT
digital systems employed error correcting codecs. A number of
these codecs have been introduced into other international
communication satellite systems.
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To meet traffic demand the following INTELSAT systems have
been implemented:
• FDMA/FM
• SPADE, SCPC
• IBS
• INTELNET
• TDMA
• IDR
• VISTA
Some of these systems are well known, others can be found in
references [2, 3, 4, 5]. The INTELSAT gateway stations are shown
in Table io The six INTELSAT satellite series are summarized in
Table 2. The main features of INTELSAT VII is shown in Table 3.
No new modulation and coding schemes have been proposed through the
TDMA system to be operated on INTELSAT VII.
All INTELSAT digital systems employ phase modulation. For
SPADE and SCPC systems rate 3/4 self-orthogonal convolutional code
with threshold decoding is used for 48 kbps data, the rate 7/8
convolutional code are used for 56 kbps data. The (128, 112) BCH
code of 120 Mbps is implemented in the INTELSAT TDMA system. The
(24, 12) Golay code is used for digital speech interpolation
assignment messages. For INTELSAT's IBS both rate 1/2 and rate 3/4
punctured convolutional codes with soft decision Viterbi decoding
are part of the system. Operated from 64 kbps to 45 Mbps the
INTELSAT Intermediate Data Rate (IDR) system has a constraint
length 7 convolutional punctured code of code rate 3/4 with Viterbi
decoding [6].
3.0 INMARSAT
The system was established in 1979 and operational in 1982
for the purpose of international maritime communication. Today the
INMARSAT system provides services to more than 70 countries. Among
one of the most forward looking international organization INMARSAT
not only provides services to ships in all three oceanic regions,
but also is in the process of providing land mobile as well as
aeronautical applications. In a recent paper on mobile satellite
services Mr. Olof Lundberg, the Director General of INMARSAT set
the tone for international co-ordination, co-operation and
competition [7]. Coordination for networks operate within the
allocated and limited L-band is essential, because such networks
have been planned by Australia, Canada, France Japan, Mexico,
Papua-New Guinea, U.S., U.S.S.R. as well as INMARSAT. Cooperation
among the network providers, users and manufacturers can enhance
the marketability and unify the compatibility. Competition can
keep cost low and the quality of service high.
The INMARSAT system consists of the space segment, coast
stations, and stations on ships. For the space segment INMARSAT
currently leases capacity on various satellites, such as MARISAT of
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COMSAT General, MARECS of ESA (European Space Agency), as well as
INTELSAT satellites. At present there are 13 coastal earth
stations coordinated by the Operations Control Center in London
provide services to more than 4,000 ship stations. Most of these
stations are 1.0 m in diameter, with 23 dB gain. The system
supports data transmission up to 56 kbps [8].
Due to small antenna size on ships and severe fading
environment error coding becomes essential. Comprehensive
transmission channel modeling, analysis and simulation were
provided by researchers at DFVLR. In addition, modulation and
coding scheme for maritime satellite channel were evaluated. BPSK
with differential coding were selected, and rate 1/2 constraint
length 7 convolutional with interleaved Viterbi decoding as well as
multiple burst error correcting Reed-Solomon code were recommended
[9]. At present the INMARSAT system contains a (63, 57) BCH code
for assignment and request messages, a (63, 39) BCH code for
channel request messages. The ship-to-shore 56 kbps data
transmission uses the convolutional code with soft decision. Rate
3/4 decoders are also implemented [6].
4.0 MOLNIYA-STATSIONAR
At least one hundred MOLNIYA satellites, over three series,
were built and launched by the Soviet Union since 1965. Since 1970
MOLNIYA systems have provided international services mostly to
neighboring U.S.S.R. countries. Since 1975 STATSIONAR satellites
have been continuously launched into the 80's.
STATSIONAR satellites have associated a number of ground
station networks including Orbita, Ekran and Moskva. Both MOLNIYA
and STATSIONAR satellite systems operated on the Intersputnik
network for international communication. The Intersputnik network
includes most communist east European and Asian nations with close
relation to the Soviet Union such as Cuba.
Among other technical details the MOLNIYA and STATSIONAR
satellites differ in orbits. MOLNIYA systems operate on an
elliptical inclined orbit and 62-65 degree inclination for power
conservation and earth coverage. The STATSIONAR satellites are
operated on the synchronous equatorial orbit. The STATSIONAR has
three system variations: RADUGA, EKRAN, and GORIZONT. Each system
variation has a number of series.
For example, Raduga 20, EKRAN 20 or GORIZONT 20. The
STATSIONAR satellites operation 5.7/6.2 GHz and 3.4/3.9 GHz bands.
Although it is difficult to get detail information on these
satellites some data is available from the U,S, Congressional
Research Reports on Soviet Space Programs and other references
cited by Martin [i0]. As far as modulation and coding are concern,
it is most likely phase modulation with convolutional coding have
been used for their digital systems. This is judged from other
scientific journals published in the U.S.S.R.
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5.0 EUTELSAT
With 26 signatories the system was formally established in
1985 by the European Conference of Post and Telecommunication
Organization (CEPT) and operated from Paris. Just as NASA has the
mandate to support U.S. industry, EUTELSAT was created to promote
satellite technology in Europe. From technical viewpoint EUTELSAT
has had close association with the European Space Agency (ESA).
The EUTELSAT TDMA system is operational since 1987.
The EUTELSAT system has four satellites in orbit and each
satellitehas ten transponders. Each transponder has 80 MHz or 72
MHz usable bandwidth. The system is operated at Ku-band. Each
EUTELSAT satellite has three spot beams with both vertical and
horizontal polarization. The second version of the EUTELSAT system
is scheduled to be operational in 1990. The revised system has
five satellites totaling sixteen transponders, nine of them with 36
MHz bandwidth and system is capable of controlling 29 traffic
stations and each station can monitor 7 transponders. The
countries (stations) can communicate through this system are:
Austria (Aflenz), Belgium-Netherland-Luxembourg (Lessive), Cyprus
(Makarios), France (Bercenay-en-othe), Germany (Usingen), Italy
(Fucino), Portugal (Sintra), Spain (Guadalajara),
Sweden-Denmark-Finland- Norway (AEGSTA), Turkey (Ankara), and
United Kingdom (Madley) [ii, 12]. Seven of the transponders have
72 MHz usable bandwidth with a 50W TWTA, the EUTELSAT II has the
unique switchable beam coverages. For narrow spot beam 50 dBW
e.i.r.p, from the satellite is obtainable. For wide beam,
coverage, 44 dBW is expected at edge of coverage. With EUTELSAT II
satellites, the TDMA stations have diameters of llm with G/T of 37
dB/K. The modulation for EUTELSAT digital systems is QPSK, and the
error coding is the rate 7/8 (128, 112) BCH code as used in the
INTELSAT TDMA system. Except the transmission rate of the EUTELSAT
system is lower at 24.576 Mbps.
6.0 ORION
The ORION satellite system is planned to be implemented for
international public telecommunication services between U.S,, the
U.K. and other possible countries in North America and Europe. To
be expected operational in 1992 the ORION satellites are to be
located at 322.5°E/37.5°W and 313°E/47.0°W in orbit. These
satellites use 14 GHz for uplink and 11.45 - 12.2 GHz and
12.5-12.75 GHz for downlink. Each ORION satellite has 34
transponders in eight fixed beams. The bandwidth of each satellite
is 2 GHz. Every satellite is to be operated at Ku-band. The
satellites are designed to operate in both horizontal and vertical
polarizations. The system is designed to provide digital services
primary to VSAT stations with size from 1.2m to 1.8m. TVRO
stations are of 0.85m. The maximum e.i.r.p, of a ORION satellite
is 54.7 dBW.
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Modulation for the ORION depends on the carrier type and
information rate. For television services there are 17.5, 30, and
36 MHz analog FM bandwidths with frequency deviations of 7.5, 19
and 25 MHz respectively. Digital video is transmitted at 44.7 Mbps
with QPSK. For information rates of less than 8 Mbps both BPSK and
QPSK can be used. For data rate at 8 Mbps 80PSK will be used,
For data rates between 40 Mbps to 60 Mbps, 16 QAM is proposed. For
140 Mbps, 64 QAM modulation will be implemented, Depending on the
modulation scheme both rate 1/2 and rate 3/4 convolutional codes
are used for error corrections.
7.0 Concluding Remarks
Based on Westar VI series satellites the first ASISAT system
is due to launch in the Spring of 1990 by the Chinese Long March
III. The northern beam of ASIASAT intends to cover most China,
India, Japan and the Northern part of Southeast Asia. The southern
beam covers Thailand, Pakistan and may be Iran. Half of the
ASIASAT system capacity may be expected to be used for television
distribution.
ASIASAT has twenty four 36 MHz bandwidth transponders with
dual polarization frequency reuse. Transmitters are operated at
3702 to 4198 MHz and the receivers are operated at 5927 to 6423
MHz. At edge of coverage the e.i.r.p per transponder is 34.5 dBW.
ARABSAT came into existence at the end of 1976 through the
twenty two countries of the League of Arab States. Two satellites
were launched in 1984. The technology of ARABSAT satellite
centered around INTELSAT V and Telecom I. The communication
subsystem uses C-band with one additional downlink at 2.5 GHz.
Modulation is FM without channel coding.
ASTRA is operational since February 1989. The system is a
Luxembourg based broadcasting network for the European continent.
There are scrambling devices used in ASTRA system to black out the
unintended receivers. 50,000 TVRO with such decoder are expected
in 1989.
PanAmSat has been operational since June 1988 with a 24 -
hour-per-day English language news service through Cable News
Network(CNN). PanAmSat is in the process to expand the coverages
to Peru, the Dominican Republic and Costa Rica, The digital
carriers of PanAmSat system can also be operated from 64 kbps to
2.0 48 Mbps with QPSK modulation throughout. Error correcting.
Code used are rate 1/2 constraint length 7 convolu<iona! codes
either with Viterbi decoding or sequential decoding. The choices
of modulation and coding in the PanAmSat system are actually left
to the users.
HISPASAT is recently proposed for 1992 by Spain to provide
television services covering not only the country of Spain, but
also Europe, North and South America. Thus it is classified here
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as an international system. HISPASAT intends to use 1.2m to 4.5m
earth stations at Ku band, and 2.0m to 2.5m antennas for television
receive only. At C-band the system intends to have 2.6m to 7.0
earth stations. Technical details such as modulation and coding
are not yet available.
From a brief review on international satellite communication
systems in this paper, it is not very exciting to report the fact
that with all the variation and technological advancement in
modulation and error coding, very little has been actually
introduced into these practical systems. It is time for modulation
and coding experts to educate system decision makers to look beyond
what has been done and to show what can be done. The NASA
Conference on Advanced Modulation and Coding Technology is an
important forum not only for sponsored industry briefing, but also
a focal point of new modulation and coding techniques to be
recommended for future satellite applications world wide.
321
References:
[i] Pelton, J. and Wu, W. W. "The Challenge of 21st Century
Satellite Communications: INTELSAT Enters the Second
Millenniam", IEEE Journal on Selected Areas in
Communications, Vol. SAC-5, No. 4, May 1987
[2] Wu, W. W., Elements of Diqital Satellite Communication,
Vol.l 1984, Vol. II 1985, Computer Science Press
[3] Perillan, L. B. and Wu, W. W., "INTELSAT Services and Their
Evolution" Proceedings of 1987 ICC.
[4] Special Issue on INTELSAT TDMA/DSI, International Jr. on
Satellite Comm. Vol. 3, No. 1 @ 2, Jan/June 1985
[5] Special Issue on IDR, Intl. Jr. Satellite Comm., Vol. 6. No.
4, Oct/Dec 1988.
[6] Wu, W. W., Haccound, D., Peile , R and Hirata, Y., "Coding
for Satellite Communications" IEEE Journal on Selected
Areas in Communication, Vol, SAC-5 No. 4, May 1987.
[7] Lundberg, O. "Mobile Satellite Services: International
Co-ordination, Co-operation and Competition" Proceeding of
the mobile satellite conference, May 1988.
[8] Ghais, A., Berzins, G., and Wright, D., "INMARSAT and the
Future of Mobile Satellite Services" IEEE Jr. of selected
Areas in Satellite Communications Vol. SAC-5, No. 4 May 1987.
[9] Hagenauer, J., Dolainsky, F., Lutz, E., Papke, W., and
Schweikert, R. "The Maritime Satellite Communicatio Channel
- Model, Performance of Modulation and Coding", IEEE Jr. of
selected Areas in Satellite Communications Vol. SAC-5, No. 4
May 1987.
[i0] Martin, D. Communication Satellites 1958-1988, Aerospace
Corporation, 1988.
[ii] Carsuro, A. "The European Telecommunications Satellite
Organization", Satellites International Macmillan-Press Ltd.
1988
[12] Celebiler, M., Fiedler, S., and Fresia "Testing of a TDMA
System: The EUTELSAT Experience:, ICDSC-7, Munich, May 1986.
322
SATELLITE LOCATIONS
(Geostaflonary orbit, equatorial plane]
"* FUTURE LOCATION
FIGURE 1"
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TABLE 1: INTELSAT GATEWAYS
Type
I I
Minimum Frequency
Earth Station Antenna Size G/I" Bands
Standard (m) (dB/" K) Services (GHz)
LARGE
(Countw)
A 15-32 35.0 Telephony, data 6/4
TV, IBS
C 11-30 37.0 Telephony, data 14111 & 12
TV, IBS
B 11-13 31.7 Telephony, data 6/4
TV, IBS
INTER-
MEDIATE
('releport)
F-3 9-10 29.0 Telephony, data 6/4
IBS, TV
E-3 8-10 34.0 Telephony, data 14/11&12
IBS, TV
F-2 7-8 27.0 Telephony, data 6/4
IBS, TV
E-2 5.0-7.0 29.0 Telephony, data 14/11&12
IBS, TV
SMALL
(Business)
F-1 4.5-5 22.7 IBS, TV 6/4
E-1 3.5 25.0 IBS, TV 14/11&12
D-1 4.5-5.5 22.7 VISTA 6/4
VSAT
TVRO
G 0.6-2.4 5.5 INTELNET 6/4;14/11&12
1.2-11 16 TV 6/4;14/11&12
DOMESTIC Z 0.6-32 5.5-16 Domestic 6/4;14111&12
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TABLE 3: INTELSAT VII MAIN FEATURES
Q 3 dB more E.I.R.R than IS-VA
Hemi 29.0
Global 26.5
Zone 29.0
C-Spot NEW
Ku-Band Spot 41,0
C-Band all SSPA
Better linearity
Ku-Band TWTA/Linearizer
Better linearity = more capacity
3 Spot Beams
More flexible for domestic connectivity
TDMA
= 33 dBW
= 29 dBW
= 33 dBW
(36.3 dBW)
= 45 dBW
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Modulation and Coding Used
By A Major Satellite Communications Company
K.H. Renshaw
Hughes Communications Incorporated
El Segundo, Claifornia 90245
ABSTRACT
Hughes Communications Inc. is a major satellite communications company providing or plan-
ning to provide the full spectrum of services available on satellites. All of the current services
use conventional modulation and coding techniques that were well known a decade or longer
ago. However, the future mobile satellite service will use significantly more advanced tech-
niques. JPL, under NASA sponsorship, has pioneered many of the techniques that will be
used.
THE COMPANY
Hughes Communications, Inc. owns and operates nine satellites, and has marketing rights to
three more. The fleet is being expanded through launches and operating agreements, and by
the end of 1989 HCI will own or have marketing responsibility for 12 satellites in orbit plus two
more awaiting launch on the ground. The company owns and operates three Leasat satellites,
with a fourth to be launched in the fall of 1989. The company also owns the three Galaxy C
band satellites, the three Westar C band satellites, and a spare C band satellite on the ground.
HCI also has marketing rights to the SBS K band satellites. Two are in orbit and the third will
be launched next year.
The modulation and coding used on these nine satellites is representative of that used in the
fixed satellite service industry as a whole.
CATEGORIES OF CUSTOMERS
HCl's customers have use commitments that vary from transponder ownership for the life of
the satellite through half-hour transponder rentals to transmission of a single data packet. The
Galaxy I satellite is used almost exclusively by cable TV broadcasters who purchased "condo-
miniums" of transponders and actually own hardware on the satellite. On the other satellites,
there are a number of companies who have long term leases of groups of transponders, single
transponders, or partial transponders. Some of these operate their own networks while others
pay for end-to-end turnkey service. HCI also has a substantial business in leasing transpon-
ders by the hour to broadcasters for sporting events and to companies that provide services
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such as video conferencing.
In the near future, HCI, as an owner of the American Mobile Satellite Corporation, will be offer-
ing mobile packet data services to trucking companies and others requiring short paging, posi-
tion, or status message transmissions. These users will pay by the packet. In the early 1990's,
mobile digital voice service will be offered to the general public as a compliment to cellular
radio service.
INVENTORY OF CODING AND MODULATION
Analog modulation fills the majority of the C band satellite transponders. FM transmission of
NTSC TV is used with a single carrier per transponder. There is also a small amount of FM/FM
telephony and a few FM audio broadcast feeds.
The digital modulation falls into four groups:
60-Mbps, QPSK telephone trunk modulation;
Single or double 1.544-Mbps T-1 modulation;
300-bps to 56-kbps VSAT BPSK or QPSK modulation; and
150-bps to 19.2-Kbps spread-spectrum modulation.
The 60-Mbps telephone trunk modems use QPSK and occupy a full 34-Mhz transponder. As
required by telephone practice, they are operated at a 10 -7 BER. The links have a large mar-
gin to provide a high link availability. Error correction coding is not necessary because of the
high link margins designed into the telephone system. These modems are available off the
shelf from several companies. The technology needs for this service are generally well met.
Relatively few of these modems are purchased every year.
The T-1 network modems are also operated at a 10 -7 BER. The modems offer rates from 56
kbps to 3.152 Mbps and coding rates of 1/2, 3/4, or 7/8 convolutional coding. Typical link mar-
gins are 5 dB above the 10 -6 BER requirement. Organizations currently purchasing these
modems are concerned primarily with cost and number of features offered. The technology
needs are well met. The total number of T-1 modems in use on satellite circuits is probably in
the hundreds.
The VSAT modems business is booming. There are tens of thousands now in use and thou-
sands more are being sold every year. These modems use rate 1/2 coding toprovide a 10-7
BER on links with very little margin. This market is also cost and features driven; technology is
not an issue.
Spread spectrum modems are used extensively. There are thousands of these modems now
in service. A 2.456-Mcps direct sequence modulation is used to mitigate interference to/from
adjacent satellites or terrestrial microwave stations. A broadcast service is offered at 19.2
kbps and an interactive service is offered at 153.6 kbps on the outbound link and 1200 bps on
the return link. Spread-spectrum modems are also used by a position-fixing service that trans-
mits spread-spectrum ranging signals simultaneously from three or four satellites. The data
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rate is only 150 bps because only information attendant to the position fixing function is trans-
mitted.
The mobile packet data modems will use BPSK at 300 or 600 bps. Rate 1/2 convolutional cod-
ing is used. The modems are designed to be compatible with INMARSAT Standard C. This
same modem design will be used in a worldwide market. Only a few prototype modems now
exist but several thousand are on order. By the mid 1990's hundreds of thousands of these
units will be in use.
There is a competing packet data service that uses SSMA. This system uses a combination of
frequency modulation, frequency hopping and direct sequence modulation to mitigate against
adjacent satellite interference. The data rate is 22, 44, or 32 bps with rate 1/3 coding in the
hub-to-mobile direction and 4960.3 bps with rate 1/2 coding on the return link.
In the future, a mobile digital voice service will be offered. Final modulation and coding tech-
niques have not yet been determined. Voice coding to 4800 bps will be standard, while 9600-
bps voice coding will be offered at a higher cost. The highest performance modems demon-
strated to date have been designed and tested under NASA sponsorship at JPL. Those
modems use rate 7/8 trellis coded 8DQPSK to provide 4800-bps service in a 5-kHz channel.
Consideration is also being given to providing mobile digital voice services with direct-se-
quence spread-spectrum modulation. Services using 8-Mcps QPSK with rate 1/3 convolution-
al coding have been demonstrated. Services using 1 to 2- Mcps rates are also being consid-
ered.
NASA sponsored a conference on mobile FDMA and CDMA architectural issues at JPL in
March of 1989. Papers presented showed that CDMA aliowed substantially more satellite ca-
pacity than FDMA. System operators are currently evaluating the conference results.
OBSERVATIONS REGARDING C BAND AND KV BAND MODEMS
The modulation and coding technology used in the the C band and Ku band fixed satellite ser-
vices is quite mature. Engineers specifying modems are generally more concerned with spe-
cial features, cost, and delivery than getting the last fraction of dB performance. For all ser-
vices except the 60-Mbps telephone trunk services, satellites generally have more bandwidth
available than required. The satellites' power is not great enough to support the number of
carriers required to fill the bandwidth. The next generation of satellites in the 1990's will have
greater power and may fill the available bandwidth. More bandwidth efficient modulation and
coding techniques will then be if the bandwidth is filled.
OBSERVATIONS REGARDING MOBILE SATELLITE TERMINAL MODEMS
NASA-JPL support of industrial R&D programs and propagation research has benefited U.S.
industry. The work on modems and mobile antennas is the only U.S. source of performance
data that can be used in system planning. The results of the work on radio propagation re-
search has revolutionized the treatments of link margins. In 1985, 1988, and 1989, NASA
329
conferences for industry have transferred Government-sponsored technology to the private
sector and have encouraged the exchange of ideas between conference participants. The tim-
ing of R&D programs has been excellent. NASA sponsored the effort early enough for U.S. in-
dustry was able to do the early research leading to products, but not so early that the technolo-
gy was obsolete by the time markets were developed.
SUMMARY OF MODULATION AND CODING NEEDS AND OPPORTUNITIES
In summary, the current modulation and coding needs of commercial fixed satellite services
are well met by industry. However, the next generation of satellites will require a new genera-
tion of modems which will then be available from industry.
In contrast, the modulation and coding needs of mobile satellite services are not currently
being filled. Since standardization of modulation and coding techniques will be finalized by
1991, there is still room for innovative new techniques to be accepted for the first generation
system in the next two years.
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